

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-1468	PCBA, MLB CTO, DEV, J78	DEVELOPMENT, J78_DEVEL
639-6799	PCBA, MLB CTO 3.5G, AMETHYST, VRAM_HYNIX, 4GB, J78	J78, J78_COMMON, CPU: CTO, SSD: Y, GPU: AMETHYST, FB: 4G_HYNIX, EEEE: FW6K
639-6160	PCBA, MLB CTO 3.5G, AMETHYST, VRAM_ELPIDA, 4GB, J78	J78, J78_COMMON, CPU: CTO, SSD: Y, GPU: AMETHYST, FB: 4G_ELPIDA, EEEE: FT84
639-6860	PCBA, MLB CTO 3.6G, AMETHYST, VRAM_HYNIX, 4GB, J78	J78, J78_COMMON, CPU: CTO3.6, SSD: Y, GPU: AMETHYST, FB: 4G_HYNIX, EEEE: FY53
639-6859	PCBA, MLB CTO 3.6G, AMETHYST, VRAM_ELPIDA, 4GB, J78	J78, J78_COMMON, CPU: CTO3.6, SSD: Y, GPU: AMETHYST, FB: 4G_ELPIDA, EEEE: FY54

BOM Groups

BOM_GROUP	BOM_OPTIONS
J78_COMMON	COMMON, ALTERNATE, J78_COMMON1, J78_PROGPARTS, GPU_AMTH
J78_COMMON1	XDP, SPEAKERID, FBVDDQ_DFLT:1V5, RTCRST:Y
J78_PROGPARTS	SMC_PROG, BOOTROM:PROG, TBTRM:PROG, CIVROM:PROG, CAMROM:PROG, GPUROM:PROG
J78_DEVEL	XDP_CONN, LPCPLUS, DDRVREF_DAC, DEVEL_AUDIO, AP_ISNS:Y

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4531	1	HSW, SR14D, PRQ, C0, 3.4, 8.4W, 4+2, 1.2, 6M, LGA	CPU	CRITICAL	CPU:ULT
337S00003	1	CPU, HSW, QF4G, 3.5, QS, C0, 4+2, 8.4W, LGA	CPU	CRITICAL	CPU:CTO
337S00005	1	CPU, HSW, QF4D, 3.6, QS, C0, 4+2, 8.4W, LGA	CPU	CRITICAL	CPU:CT03.6

CPU SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0080	1	SOCKET.MOLEX, LGA1150, CPU-LF	U0500	CRITICAL	

ASICs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4541	1	IC, SR198, 287, LPT - D, C2, PRQ, FC8GA768, 23X22MH	U1100	CRITICAL	
337S4562	1	IC, QEWL, LPT - D, C2, SQS, FC8GA768, 23X22MH	U1100	CRITICAL	PCH_TDP
338S1247	1	IC, TBT, FR - 4C, A8, PRQ, C10, SR13C, FC8GA288	U2800	CRITICAL	
343S0616	1	IC, BCM57766A1, ENET&SD, 8X8	U3900	CRITICAL	

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S08032	1	IC, EFi, V0159, J78	U5210	CRITICAL	BOOTROM: PROG
335S0807	1	IC, 64 MBIT SPI SERIAL FLASH	U5210	CRITICAL	BOOTROM: BLANK
341S3999	1	IC, SMC-81, EXTERNAL, V2_2JA13, P1, AM, J78	U5000	CRITICAL	SMC: PROG
338S1214	1	IC, SMC12-B1, 40MHZ/580MIPS, MCU, 15788GA	U5000	CRITICAL	SMC: BLANK
341S08024	1	IC, T29, EPROM, FR, V23.1, J78A	U2890	CRITICAL	TBTROM: PROG
335S0915	1	IC, SRL SPI FLASH ROM, 4MBIT, 50MHZ, U5080	U2890	CRITICAL	TBTROM: BLANK
341S3912	1	IC, EMET ROM, NUMONYX, V1.15, P16/318G/327	U3990	CRITICAL	CIVROM: PROG
335S0854	1	1-MBIT, SPI FLASH ROM 50IC, HF	U3990	CRITICAL	CIVROM: BLANK
341S3778	1	IC, CAMERA FLASH, V7230, 316/J17	U4202	CRITICAL	CAMROM: PROG
335S0852	1	IC, FLASH, SPI, 1MBIT, 3V3	U4202	CRITICAL	CAMROM: BLANK
341S06009	1	IC, ROM, GFX, V1.0, J78	U9700	CRITICAL	GPUROM: PROG
335S0724	1	IC, CONF ROM, NEPT VBIOS, VTBD	U9700	CRITICAL	GPUROM: BLANK

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	LABEL, MLB, 2D	EEEE_FRFN	CRITICAL	EEEE:FRFN
825-7896	1	LABEL, MLB, 2D	EEEE_FRFL	CRITICAL	EEEE:FRFL
825-7896	1	LABEL, MLB, 2D	EEEE_FW6K	CRITICAL	EEEE:FW6K
825-7896	1	LABEL, MLB, 2D	EEEE_FT04	CRITICAL	EEEE:FT04
825-7896	1	LABEL, MLB, 2D	EEEE_FY54	CRITICAL	EEEE:FY54
825-7896	1	LABEL, MLB, 2D	EEEE_FY53	CRITICAL	EEEE:FY53

J78 SCHEMATIC / PCB #'S

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-1635	1	SCH,MLB CTO, J78	SCH1	CRITICAL	J78
820-5029	1	PCBF,MLB CTO, J78	PCB1	CRITICAL	J78


J78 ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB Diode Array
377S0155	377S0104		ALL	USB Diode
376S1218	376S1081		ALL	P/NCH DUAL FET
138S0803	138S0804		ALL	2.2UF CAPS SOFT
126-0161	126-0160		ALL	56UF CAPS,10X12 THD
197S0481	197S0480		Y1950	25MHX PCH XTAL
197S0479	197S0478		ALL	12MHZ CAM/NXP XTAL
372S0186	372S0185		ALL	Alternate Temp Diode
107S0251	107S0249		R5520	Alt 2m0hm sense
107S0254	107S0241		R5450, R5480	Alt 5m0hm sense
107S0255	107S0240		R5000, R5410	Alt 1m0hm sense
341S3912	341S3913		U3990	IC, ENETROM, ADESTO, V1,15, J7
138S0681	138S0638		ALL	10uF Caps
376S1106	376S0969		ALL	N-Ch FET
138S0860	138S0775		ALL	Single-source 1uF 482
138S0859	138S0788		ALL	Single-source 10uF
128S0398	128S0220		ALL	3.3V INPUT CAP
335S0812	335S0807		U5210	64 MBST SPI SRG, 32MB, 7/8 FLOW, 0032C
378S0390	378S0140		ALL	DEGUG LEADS
378S0391	378S0140		ALL	DEBUG LEGS


GPU and VRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4654	1	IC, GPU, AMD, ANTHST, 256-BIT, 45X45, RGA2120	U8700	CRITICAL	GPU:AMETHYST
333S0685	4	IC, GDDR5, 4GBIT, 128MK32, 5GBPS, GEMMA	U9200, U9250, U9300, U9350	CRITICAL	FB:4G_HYNIX
333S0685	4	IC, GDDR5, 4GBIT, 128MK32, 5GBPS, GEMMA	U9400, U9450, U9500, U9550	CRITICAL	FB:4G_HYNIX
333S0766	4	IC, GDDR5, 4GBIT, 128MK32, 5GBPS, GEMMA	U9200, U9250, U9300, U9350	CRITICAL	FB:4G_ELPIA
333S0766	4	IC, GDDR5, 4GBIT, 128MK32, 5GBPS, GEMMA	U9400, U9450, U9500, U9550	CRITICAL	FB:4G_ELPIA


SYNCH MASTER=J17 DINI		SYNCH DATE=03/15/2013	
PAGE TITLE			
BOM Configuration			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-1635	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	5.0.0	
	BRANCH	proto2	
	PAGE	2 OF 137	
	SHEET	2 OF 115	




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
DEBUG LEDS			
 Apple Inc.	DRAWING NUMBER		051-1635
	REVISION		5.0.0
	BRANCH		proto2
	PAGE		3 OF 137
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	3 OF 115




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	4 OF 137
		SHEET	4 OF 115







SYNC MASTER=J78_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
CPU Power			
	DRAWING NUMBER	051-1635	SIZE
	REVISION	5.0.0	D
	BRANCH	proto2	
	PAGE	8 OF 137	
NOTICE OF PROPRIETARY PROPERTY:		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED		8 OF 115	



SYNC_MASTER=J78_MLB

SYNC_DATE=02/21/2014

PAGE TITLE

CPU Ground

 Apple Inc.

DRAWING NUMBER

051-1635

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

5.0.0

BRANCH

proto2

PAGE

9 OF 137


SHEET

9 OF 115

CPU VCORE DECOUPLING


Intel Recommendation:22x 22UF 0805,topside (18 inside cavity, 4 north of processor),8x 470uF bulk caps(5 stuffed,3 no-stuffed)
Apple Implementation:28x 22UF 0603 per Harold
18x 10UF 0603 placed inside socket cavity

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.
BULK CAPS ON CPU VREG PAGE 71





Memory (CPU VCCDDR) DECOUPLING


Intel Recommendation:9x 22UF 0805 near CPU power pins
Apple Implementation:9x 22UF 0603 per Harold
Layout Note: These caps should be placed symmetrically on Top and Bottom sides.





SYNC_MASTER=J78_MLB		SYNC_DATE=02/21/2014	
PAGE TITLE			
CPU DECOUPLING			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	10 OF 137
		SHEET	10 OF 115











Current data from LPT EDS (doc #486708, Rev 1.0).

SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

PAGE TITLE

PCH Power

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1635

REVISION

5.0.0

BRANCH

proto2

PAGE

15 OF 137

SHEET


15 OF 115


D

C


B

A







System 25MHz Clock Generator



PCH Reset Button




RTC Power Sources




Place TP1901-TP1903 on bottom side

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0090	1	RES,10K OHM,402	R1930	RTCRST:Y
132S1059	1	CAP,0.1 UF,402	R1931	RTCRST:Y
116S0090	1	RES,10K OHM,402	R1931	RTCRST:N

PCH RTC Crystal




Clock series termination




PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		051-1635	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		5.0.0	proto2
		PAGE	SHEET
		19 OF 137	19 OF 115




The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

MEMVTT_EN = PLT_RESET_L * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L





MEM S0 "PGOOD" FOR CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
1	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		CPU Memory S3 Support	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	21 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	21 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF


Signal aliases required by this page:

- =I2C_VREFDAC5_SCL
- =I2C_VREFDAC5_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

FETs for CPU isolation during S3




NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure ISOLATE_CPU_MEM_L is low to remove short due to CPU.

voltage level, PCA9557 & FETs enable outputs

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.


21 20 PCA9557D_RESET

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG		
DAC Channel:	A	B	C	C	D		
PCA9557D Pin:	1	2	3	4	5		
	DDR3 (1.5V)		DDR3L (1.35V)		DDR3 (1.5V)	DDR3L (1.35V)	
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		1.500V (DAC: 0x74 = 1.495V)		1.343V (DAC: 0x68 = 1.341V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		1.200V - 1.800V (+/- 300mV)		0.950V - 1.750V (+/- 400mV)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 3.004V (0x00 - 0xE9)		0.000V - 2.707V (0x00 - 0xD2)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		1.199V - 1.801V (+/- 301mV)		0.932V - 1.760V (+/- 414mV)
VRef current:	+901uA - -911uA (- = sourced)		+811uA - -816uA (- = sourced)		+36uA - -36uA (- = sourced)		+28uA - -29uA (- = sourced)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		2.575mV / step @ output		3.923mV / step @ output


NOTE: DDR3 assumes TPS51916 supply with 10.0k/49.9k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

Always used, regardless

of margining option.



SYNCH MASTER=J78 MLB		SYNCH DATE=02/21/2014	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1635		D
	REVISION		
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I MY ALL RIGHTS RESERVED			
BRANCH		proto2	
PAGE		22 OF 137	
SHEET		22 OF 115	



Page Notes

Power aliases required by this page:


- =PP3V5_S0_MEM_A
- =PPVDDQ_S3_MEM_A
- =PPDDRVT_S0_MEM_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_S0DIMMA_SCL
- =I2C_S0DIMMA_SDA

BOM options provided by this page:


(NONE)



P/N: 516S1019

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

SYNC MASTER=JTB_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
DDR3 S0-DIMM Connector		A Slot0	
 Apple Inc.	DRAWING NUMBER	051-1635	SIZE D
	REVISION	5.0.0	
	BRANCH	proto2	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	23	OF	137
SHEET	23	OF	115



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PPVDDQ_S3_MEM_B
- =PPDDRVT_S0_MEM_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_S0DIMM_SCL
- =I2C_S0DIMM_SDA


BOM options provided by this page:

(NONE)

P/N: 516S1019

J2500
SODIMM-P0.60-D8

F-ANG-SM-1
SYM 2 OF 2



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

SYNC MASTER=J78 MLB SYNC DATE=02/21/2014

DDR3 SO-DIMM CONNECTOR B SLOT0



Apple Inc.

DRAWING NUMBER
051-1635

SIZE
D

REVISION
5.0.0

BRANCH
proto2

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
25 OF 137

SHEET
25 OF 115

8		7		6		5		4		3		2		1	
THERE ARE NO PIN SWAPS															
D	99 7	MEM A DQS N<0>							99 7	MEM B DQS N<0>					
	99 7	MEM A DQS P<0>	MAKE_BASE=TRUE						99 7	MEM B DQS P<0>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<7>	MAKE_BASE=TRUE						99 7	MEM B DQ<7>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<6>	MAKE_BASE=TRUE						99 7	MEM B DQ<6>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<5>	MAKE_BASE=TRUE						99 7	MEM B DQ<5>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<4>	MAKE_BASE=TRUE						99 7	MEM B DQ<4>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<3>	MAKE_BASE=TRUE						99 7	MEM B DQ<3>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<2>	MAKE_BASE=TRUE						99 7	MEM B DQ<2>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<1>	MAKE_BASE=TRUE						99 7	MEM B DQ<1>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<0>	MAKE_BASE=TRUE						99 7	MEM B DQ<0>	MAKE_BASE=TRUE				
C	99 7	MEM A DQS N<1>							99 7	MEM B DQS N<1>					
	99 7	MEM A DQS P<1>	MAKE_BASE=TRUE						99 7	MEM B DQS P<1>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<15>	MAKE_BASE=TRUE						99 7	MEM B DQ<15>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<14>	MAKE_BASE=TRUE						99 7	MEM B DQ<14>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<13>	MAKE_BASE=TRUE						99 7	MEM B DQ<13>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<12>	MAKE_BASE=TRUE						99 7	MEM B DQ<12>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<11>	MAKE_BASE=TRUE						99 7	MEM B DQ<11>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<10>	MAKE_BASE=TRUE						99 7	MEM B DQ<10>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<9>	MAKE_BASE=TRUE						99 7	MEM B DQ<9>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<8>	MAKE_BASE=TRUE						99 7	MEM B DQ<8>	MAKE_BASE=TRUE				
B	99 7	MEM A DQS N<2>	MAKE_BASE=TRUE						99 7	MEM B DQS N<2>	MAKE_BASE=TRUE				
	99 7	MEM A DQS P<2>	MAKE_BASE=TRUE						99 7	MEM B DQS P<2>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<23>	MAKE_BASE=TRUE						99 7	MEM B DQ<23>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<22>	MAKE_BASE=TRUE						99 7	MEM B DQ<22>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<21>	MAKE_BASE=TRUE						99 7	MEM B DQ<21>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<20>	MAKE_BASE=TRUE						99 7	MEM B DQ<20>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<19>	MAKE_BASE=TRUE						99 7	MEM B DQ<19>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<18>	MAKE_BASE=TRUE						99 7	MEM B DQ<18>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<17>	MAKE_BASE=TRUE						99 7	MEM B DQ<17>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<16>	MAKE_BASE=TRUE						99 7	MEM B DQ<16>	MAKE_BASE=TRUE				
A	99 7	MEM A DQS N<3>	MAKE_BASE=TRUE						99 7	MEM B DQS N<3>	MAKE_BASE=TRUE				
	99 7	MEM A DQS P<3>	MAKE_BASE=TRUE						99 7	MEM B DQS P<3>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<31>	MAKE_BASE=TRUE						99 7	MEM B DQ<31>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<30>	MAKE_BASE=TRUE						99 7	MEM B DQ<30>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<29>	MAKE_BASE=TRUE						99 7	MEM B DQ<29>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<28>	MAKE_BASE=TRUE						99 7	MEM B DQ<28>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<27>	MAKE_BASE=TRUE						99 7	MEM B DQ<27>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<26>	MAKE_BASE=TRUE						99 7	MEM B DQ<26>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<25>	MAKE_BASE=TRUE						99 7	MEM B DQ<25>	MAKE_BASE=TRUE				
	99 7	MEM A DQ<24>	MAKE_BASE=TRUE						99 7	MEM B DQ<24>	MAKE_BASE=TRUE				
SYNC_MASTER=J78_MLB SYNC_DATE=02/21/2014 DDR3 ALIASES AND BITSWAPS Apple Inc. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED DRAFTING NUMBER 051-1635 REVISION 5.0.0 BRANCH proto2 PAGE 27 OF 137 SHEET 27 OF 115															

SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

DDR3 ALIASES AND BITSWAPS

 Apple Inc.

DRAWING NUMBER

051-1635

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

5.0.0

BRANCH


proto2


PAGE

27 OF 137

SHEET

27 OF 115





EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=378_MLB

SYNC DATE=02/21/2014

PAGE TITLE

Thunderbolt Host (2 of 2)

 Apple Inc.

DRAWING NUMBER
051-1635

REVISION
5.0.0



BRANCH
proto2

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE
29 OF 137

SHEET

29 OF 115




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		PAGE NO.	
Thunderbolt Connector A			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	32 OF 137
		SHEET	31 OF 115




AIRPORT BLUETOOTH


Supervisor & CLKREQ# Isolation
Delay = 130 ms +/- 20%


SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		AIRPORT/BT	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
		BRANCH	proto2
		PAGE	35 OF 137
		SHEET	34 OF 115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
HDD/SSD Temp Sense		DRAWING NUMBER		SIZE	
Apple Inc.		051-1635		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		5.0.0		proto2	
		PAGE		SHEET	
		38 OF 137		36 OF 115	









PAGE TITLE		PAGE TITLE	
SD READER CONNECTOR		SD READER CONNECTOR	
Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY:		REVISION	5.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	proto2
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	41 OF 137
II NOT TO REPRODUCE OR COPY IT		SHEET	39 OF 115
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB CAMERA CONTROLLER




Camera/ALS/DMIC connector


APN:518S0879




SERIAL FLASH





CRYSTAL




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Camera Controller			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
		BRANCH	proto2
NOTICE OF PROPRIETARY PROPERTY:		PAGE	42 OF 137
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	40 OF 115
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
EXTERNAL USB PORTS A & B			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
		BRANCH	proto2
NOTICE OF PROPRIETARY PROPERTY:		PAGE	46 OF 137
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		SHEET	44 OF 115
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		EXTERNAL USB PORTS C & D	
		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	47 OF 137
		SHEET	45 OF 115





PAGE TITLE		SYNC DATE=02/21/2014	
SYNC MASTER=J78_MLB		SIZE	
SPI and Debug Connector		DRAWING NUMBER	051-1635
Apple Inc.		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		DRAWING NUMBER	
SMBus Connections		051-1635	
Apple Inc.		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		proto2	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		53 OF 137	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		49 OF 115	

D


C

B

A


8 7 6 5 4 3 2 1

12V G3H (VD2R:ADC0/ID2R:ADC1) AC/DC lowside sense (System total)




GPU Core (VG1C:ADC2/IG1C:ADC3)

GPU highside sense for GPU Core Regulator




GPU AUX RAILS (IG1A:ADC19)

GPU highside sense for GPU 0.9V & 1.8V VR




PP3V3_S4_AP (IW0R:ADC16) Airport supply current sense



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	1	CAP, 0.22UF, 201	C5435	AP_ISNS:Y
117S0201	1	RES, 0 OHM, 201	C5435	AP_ISNS:N


GPU Core - Alt (VG0C:ADC12/IG0C:ADC13)

Alternate low side V-sense and IMON amp




GPU FB (VG1F:ADC8/IG1F:ADC9)

GPU highside sense for GPU Frame Buffer 1.5V VDDQ Regulator




CPU Core (VC0C:ADC10/IC0C:ADC11)




PP1V05_S0_PCH (VR1R:ADC18)

I/V-sense for PP1V05_S0_PCH
Since PP1V05 Vreg feedback is coming from near GPU, place this sensor near PCH.




HDD S0 (VH05:ADC14/IH05:ADC15)

I/V-sense for HDD (Development, but need R5420)



PP12V_S0_HDD (IH02:ADC17)

HDD 12V CURRENT SENSE



SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

PAGE TITLE

I and V Sense

Apple Inc.

DRAWING NUMBER
051-1635

REVISION
5.0.0

BRANCH
proto2

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
54 OF 137

SHEET
50 OF 115

8 7 6 5 4 3 2 1

D


C

B

A


PP1V5_S0 (VC0M:ADC4/ IC0M:ADC5)

lowside sense for VCCVRM,PCH,CPU mem, audio




VDDQ S3 (VM0R:ADC6/ IM0R:ADC7)

VDDQ lowside sense for S0-DIMM modules




SSD S0 (VR3R:ADC20 / IH1R:ADC21)

I-sense for SSD / V-sense for PP3V3_S5)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	2	CAP, 0.22UF, 201	C5525, C5526	SSD:Y
117S0201	2	RES, 0 OHM, 201	C5525, C5526	SSD:N

GPU_VDDCI S0 (VG0S:ADC22 /IG0S: ADC23)



Current Sensing via RA500 : 0.5_mOHM

GPU VR OVER CURRENT WARNING



SYNC MASTER=J78 NAT		SYNC DATE=12/09/2013	
PAGE TITLE		I and V Sense(Continued)	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	51 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B



A


D

C


B

A





SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
AUDIO: CODEC/REGULATORS			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	61 OF 137
		SHEET	54 OF 115



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		AUDIO: HEADPHONE AMP	
Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY:		REVISION	5.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	proto2
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 137
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 115
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LEFT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +12 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPFF, TWEETERS = ~847 HZ (4700 PF)
FC_HPFF, WOOFERS = ~4 HZ (1.0 UF)

D

D

C

C

B

B

A

A

INPUT POLARITY FLIP OK -- TRUE DIFF INPUTS

OUTPUT POLARITY FLIP TO
MAKE LAYOUT MORE LOGICAL

PINS 14 & 15 ARE TEST PINS AND
SHOULD BE TIED TO GND

EDGE RATE
CONTROL
ON
OFF

R6304
0 OHM
NOSTUFF

R6305
0 OHM
NOSTUFF

AUD_RAMP_MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION

GAIN
+9 DB
+12 DB
+15 DB
+18 DB
+24 DB

R6306
NOSTUFF
NOSTUFF
NOSTUFF
NOSTUFF
NOSTUFF

R6307
0 OHM
47 KOHM
NOSTUFF
NOSTUFF
NOSTUFF

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		AUDIO: LEFT SPKR AMP	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

RIGHT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +12 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~4 HZ (1.0 UF)

D

D

C

C

B

B

A

A

INPUT POLARITY FLIP OK -- TRUE DIFF INPUTS

OUTPUT POLARITY FLIP TO
MAKE LAYOUT MORE LOGICAL

PINS 14 & 15 ARE TEST PINS AND
SHOULD BE TIED TO GND

EDGE RATE
CONTROL
ON
OFF

R6404
0 OHM
NOSTUFF

R6405
NOSTUFF
0 OHM


AUD_RAMP_MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION

GAIN
+9 DB
+12 DB
+15 DB
+18 DB
+24 DB


R6406
NOSTUFF
NOSTUFF
47 KOHM
0 OHM

R6407
0 OHM
NOSTUFF
NOSTUFF
NOSTUFF
NOSTUFF



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
AUDIO: RIGHT SPKR AMP			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
		BRANCH	proto2
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	64 OF 137
		SHEET	57 OF 115




IPHS HS Detect Debounce CKT




AUDIO CONNECTOR DETECT STATES			
	NOTHING	SPDIF	HEADPHONE
AUD_TYDEDET_R	1	1	0
AUD_TIPDET*_R	0	1	1
AUD_OUTJACK_INSERT	0	1	1
AUD_SENSE_A	1	20K/2.67K RDIV	5.11K/2.67K RDIV




Target Display Mode Detect




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE 111111			
AUDIO: Detects/Grounding			
 Apple Inc.		DRAWING NUMBER 051-1635	
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		proto2	
		PAGE	
		67 OF 137	
		SHEET	
		60 OF 115	





SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		VReg CPU VCC Cntl	
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	70 OF 137
		SHEET	63 OF 115



SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

VReg CPU VCC Phases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1635

SIZE

D

REVISION

5.0.0

BRANCH


proto2

PAGE

71 OF 137


SHEET

64 OF 115



VDDQ (1.5V) S3 REGULATOR

OC trip point: $30.4 \text{ A VDDQ} = \frac{R7336}{8 \text{ E5} * \text{Rds}(Q7310)} + \frac{0.65625}{L7310 * f(\text{switch})}$
3 A VTT (FIXED)
10 mA VTTREF (FIXED)
Switching freq: 500 kHz



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
VReg VDDQ S3			
 Apple Inc.	DRAWING NUMBER		051-1635
	REVISION		5.0.0
	BRANCH		proto2
NOTICE OF PROPRIETARY PROPERTY:		PAGE	73 OF 137
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	66 OF 115
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V S5 Regulator


OC trip point: $12.5 \text{ A} = \frac{R7618 * 10 \text{ E-6}}{\text{DCR}(\text{L7610})}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7633}$


5V S4 Regulator


OC trip point: $14.1 \text{ A} = \frac{R7658 * 10 \text{ E-6}}{\text{DCR}(\text{L7650})}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7673}$



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		VReg 3.3V S5/5V S4	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1668	1	IND, PWR, 33UH, 20%, 10A, 35MOHM	L8100	CRITICAL	
353S0037	1	IC, PUP8565A13, LED BACKLIGHT CTRL, 7K7 QFN56	U8100	CRITICAL	

OMIT/table L8100 due to late sourcing change, did not want footprint change
Add 152S1668 (Cyntec) directly for next program

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0810	138S0839		C8108, C8108	BLC OUTPUT CAPS
371S0748	371S0731		D8103	INPUT DIODE
371S0783	371S0782		D8101	OUTPUT DIODE
126-0226	126-0190		C8009, C8118	OUTPUT POLYMER CAPS
376S0845	376S1067		Q8110	POWERLINE FET
126-0312	126-0306		C8114	INPUT ECAP
152S1668	152S1970		L8100	BOOST INDUCTOR
376S1204	376S1106		Q8211 TO Q8214	LED SINK FET
740S0145	740S0146		F8100	FUSE FOR BLC
107S0359	107S0229		R8102	BOOST SENSE RESISTOR


SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		DRAWING NUMBER	
LCD Backlight Driver (LP8565)		051-1635	
 Apple Inc.		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		proto2	
		PAGE	
		81 OF 137	
		SHEET	
		69 OF 115	

A




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		FET-Controlled S0 and S4	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	84 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


S5 Enable




S4 Enables




S4 USB Enable




S4 TBT S4 Port Enable



S3 VDDQ Enable




S0 Enables



S0 GPU SEQUENCING



S0 PCH Sequencing



Rail definitions

Platform: ALL PROCESSOR NON-CORE AND NON-GRAPHICS (5 V, 3.3 V, 1.5 V, 1.05V FOR PCH/TBT)
Uncore: VDDQ


Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
 - SMC guarantees timing on PCH DPWROK and PWROK
 - VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
 - VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
 - VCC may power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
 - VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms
- AMD GPU:
- 5V_S0 -> 3V3_S0 -> 0V95 -> 1V8 (VDD_CT) -> GPU CORE (VDDC) -> VDDCI -> MVDD

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		PM Regulator Enables	
Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY:		REVISION	5.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	proto2
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	85 OF 137
II NOT TO REPRODUCE OR COPY IT		SHEET	72 OF 115
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ALL_SYS_PWRGD, PCH_PWROK & SYS_PWROK Generation

PCH Power Goods



Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
THE IMAC J78 DESIGNS DOES NOT SUPPORT DEEP SX MODES SO BOTH DPWROK AND RSMRST# signals are shorted together

Requirements:


- Power on:
 - Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
 - Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
 - to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSX_PWROK.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		PM Power Good	
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	86 OF 137
		SHEET	73 OF 115



GPU VDDC/VDDCI DECOUPLING

PLACE ALL CAPS UNDER GPU

PLACE ALL CAPS UNDER GPU

PLACE CLOSE TO GPU

DRAWING

LAST MODIFIED=Mon Feb 24 09:58:28 2014

SYNC MASTER=J78 NAT

SYNC DATE=12/09/2013

GPU: CORE VDDC/VDDCI

Apple Inc.

051-1635

5.0.0


proto2


88 OF 137


75 OF 115

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED







DRAWING

LAST MODIFIED=Mon Feb 24 09:58:30 2014

SYNC MASTER=J78 PETER

SYNC DATE=12/04/2013

GPU: FRAME BUFFER C/D

 Apple Inc.

051-1635

5.0.0

proto2

91 OF 137

78 OF 115

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED





Power aliases required by this page:
-PP1V35_S0_GPU_FBVDDQ


Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)


NORMAL
U9300
32MX32-1.5GHZ-MFL
BGA
K4G10325FG-HC03
(1 OF 2)


MIRRORED
U9350
32MX32-1.5GHZ-MFH
BGA
K4G10325FG-HC03
(1 OF 2)

SYNC MASTER=178 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		DRAWING NUMBER	
GDDR5 Frame Buffer B		051-1635	
Apple Inc.		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		proto2	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		93 OF 137	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		80 OF 115	











Page Notes	
Power aliases required by this page:	
- HPP1V08_S0_GPU_P0X_D0V00	
- HPP2V3_S0_GPU_P1X_D00	
Signal aliases required by this page:	
(NONE)	
ROM options provided by this page:	
(NONE)	

SYNC MASTER=JTB, PETER		SYNC DATE=11/13/2011	
PAGE TITLE			
GPU: STRAPS, SENSORS, ROM			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	98 OF 137
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	85 OF 115
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




O/P= PPGPUCORE_S0_REG


GPUCORE
VOUT = VCORE
PEAK = 180A
AVG = 150A




DRAWING		LAST MODIFIED=Mon Feb 24 09:58:35 2014	
SYNC MASTER=J78 NAT		SYNC DATE=02/06/2014	
PAGE TITLE			
GPU VR: CORE CONTROLLER			
		Apple Inc.	
DRAWING NUMBER		051-1635	
REVISION		5.0.0	
BRANCH		proto2	
PAGE		101 OF 137	
SHEET		87 OF 115	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




DRAWING		LAST MODIFIED=Mon Feb 24 09:58:35 2014	
PAGE TITLE		SYNC MASTER=J78 NAT SYNC DATE=02/13/2014	
GPU VR: CORE PHASES 1-3		DRAWING NUMBER	
Apple Inc.		051-1635	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		5.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		proto2	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		102 OF 137	
		SHEET	
		88 OF 115	





DRAWING		LAST MODIFIED=Mon Feb 24 09:58:36 2014	
SYNC MASTER=378.MLB		SYNC DATE=02/20/2014	
PAGE TITLE			
GPU VR: VDDQ			
 Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SIZE	D
		REVISION	5.0.0
		BRANCH	proto2
		PAGE	104 OF 137
		SHEET	90 OF 115




NEPTUNE				AMETHYST			
VID 1	VID 0	GPU VDDCI		VID 1	VID 0	GPU VDDCI	
DEFAULT ->	1	1	0.850 V	DEFAULT ->	1	1	0.900 V
	1	0	1.000 V		1	0	1.000 V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0363	1	RES, 31.6K, 0402	RA574	GPU_NEPT
114S0232	2	RES, 1.43K, 0402	RA570, RA571	GPU_NEPT
114S0343	1	RES, 20.0K, 0402	RA574	GPU_AMTH
114S0568	2	RES, 1.6K, 0402	RA570, RA571	GPU_AMTH

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
GPU VR: VDDCI			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
		BRANCH	proto2
NOTICE OF PROPRIETARY PROPERTY:		PAGE	105 OF 137
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		SHEET	91 OF 115
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

GPU VDDC (0.95V) S0 REGULATOR


Max avg current: 8.10 A (BUDGET)
Max peak current: 8.50 A (BUDGET)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 KHz



DRAWING LAST MODIFIED=Mon Feb 24 09:58:37 2014			
SYNC MASTER=378_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
GPU VR: 0V95			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	106 OF 137
		SHEET	92 OF 115


1.8V S0 Regulator


Max avg current: 2.4 A (BUDGET)
Max peak current: 3 A (BUDGET)
OC trip point: ? A (nom)/? A (min)
Switching freq: ? kHz




$V_{OUT} = 0.6 * (1 + R_A / R_B)$

DRAWING		LAST MODIFIED=Mon Feb 24 09:58:37 2014	
SYNC MASTER=378_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
GPU VR: 1V8			
 Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SIZE	D
		REVISION	
		5.0.0	
		BRANCH	
		proto2	
		PAGE	107 OF 137
		SHEET	93 OF 115





[illegible]



SYNC MASTER=178 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Functional / ICT Test			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	115 OF 137
		SHEET	97 OF 115

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
DDR_COMP	*	Y	0.395 MM	0.195 MM	=STANDARD	=STANDARD	=STANDARD

Minimum diff spacing is 4 mil
Table 4-5, Intel Doc# 486712

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_68D
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_QDQ_PHY	*	DDR_42S
DDR_DQS_PHY	*	DDR_42S_D
DDR_COMP_PHY	*	DDR_COMP

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR	*	=2:1_SPACING	?

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	*	=5:1_SPACING	?
DDR_CTRL_ISO	*	=3.5:1_SPACING	?
DDR_CTRL2CTRL	*	=2.5:1_SPACING	?
DDR_CMD2_ISO	*	=3.5:1_SPACING	?
DDR_CMD2CMD	*	=2:1_SPACING	?
DDR_DATA_ISO	*	=3:1_SPACING	?
DDR_DQ2DQ	*	=2:1_SPACING	900
DDR_DQ2DQS	*	=3:1_SPACING	?
DDR_BL2BL	*	=3:1_SPACING	?
DDR_CH2CH	*	=6.5:1_SPACING	?
DDR_COMP_ISO	*	0.381 MM	?

Main Segment Min Spacing Rules (mils) (Shark Bay PDG, Intel Doc# 486712)

Table	Trace	Design	Iso	Design	Comments
4-2	4	(diff)	15	19.69	CLK trace spacing controlled by =68_OHM_DIFF
4-3	8	9.84	12	13.78	
4-4	6	7.87	12	13.78	
4-5	8.5	7.87	12	11.81	DQ or DQS to other signals not in the same bytelane (but not ch)
					DQ to DQ in the same bytelane of the same channel
			10	11.81	DQ to DQS in the same bytelane of the same channel
			12	11.81	DQ or DQS in different bytelanes of the same channel
			25	25.59	DQ or DQS in different channels
			-	25.59	DDR3 to any other signal not DDR3

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_COMP	*	*	DDR_COMP_ISO

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):

Intel suggested 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints $DDR_*_DQ_BYTE*$ to =SAME to win out over $DDR\{A,B\}_DQ_BYTE*$ to $DDR\{A,B\}_DQ_BYTE*$ so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL .

DDR3

Electrical Constraint Set		Physical	Spacing	
Channel A				
H97A	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<1..0> 7 23
H97A	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<1..0> 7 23
H97B	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<3..2> 7 24
H97B	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<3..2> 7 24
H97C	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<1..0> 7 23
H97C	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<1..0> 7 23
H97D	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<1..0> 7 23
H97E	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<3..2> 7 24
H97E	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<3..2> 7 24
H97F	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<3..2> 7 24
H97F	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<3..2> 7 24
H97G	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A A<15..0> 7 23 24
H97H	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A BA<2..0> 7 23 24
H97I	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A RAS L 7 23 24
H97J	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A CAS L 7 23 24
H97K	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A WE L 7 23 24
H97L	DDR_A_DQ_BYTE0	DDR_DQ_PHY	DDR_A_DQ_BYTE0	MEM A DQ<7..0> 7 27
H97L	DDR_A_DQ_BYTE1	DDR_DQ_PHY	DDR_A_DQ_BYTE1	MEM A DQ<15..8> 7 27
H97M	DDR_A_DQ_BYTE2	DDR_DQ_PHY	DDR_A_DQ_BYTE2	MEM A DQ<23..16> 7 27
H97M	DDR_A_DQ_BYTE3	DDR_DQ_PHY	DDR_A_DQ_BYTE3	MEM A DQ<31..24> 7 27
H97N	DDR_A_DQ_BYTE4	DDR_DQ_PHY	DDR_A_DQ_BYTE4	MEM A DQ<39..32> 7 27
H97N	DDR_A_DQ_BYTE5	DDR_DQ_PHY	DDR_A_DQ_BYTE5	MEM A DQ<47..40> 7 27
H97O	DDR_A_DQ_BYTE6	DDR_DQ_PHY	DDR_A_DQ_BYTE6	MEM A DQ<55..48> 7 27
H97O	DDR_A_DQ_BYTE7	DDR_DQ_PHY	DDR_A_DQ_BYTE7	MEM A DQ<63..56> 7 27
H97P	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS P<0> 7 27
H97P	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS N<0> 7 27
H97Q	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS P<1> 7 27
H97Q	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS N<1> 7 27
H97R	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS P<2> 7 27
H97R	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS N<2> 7 27
H97S	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS P<3> 7 27
H97S	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS N<3> 7 27
H97T	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS P<4> 7 27
H97T	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS N<4> 7 27
H97U	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS P<5> 7 27
H97U	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS N<5> 7 27
H97V	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS P<6> 7 27
H97V	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS N<6> 7 27
H97W	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS P<7> 7 27
H97W	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS N<7> 7 27
Channel B				
H97A	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<1..0> 7 25
H97A	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<1..0> 7 25
H97B	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<3..2> 7 26
H97B	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<3..2> 7 26
H97C	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<1..0> 7 25
H97C	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<1..0> 7 25
H97D	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<1..0> 7 25
H97E	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<3..2> 7 26
H97E	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<3..2> 7 26
H97F	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<3..2> 7 26
H97F	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<3..2> 7 26
H97G	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B A<15..0> 7 25 26
H97H	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B BA<2..0> 7 25 26
H97I	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B RAS L 7 25 26
H97J	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B CAS L 7 25 26
H97K	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B WE L 7 25 26
H97L	DDR_B_DQ_BYTE0	DDR_DQ_PHY	DDR_B_DQ_BYTE0	MEM B DQ<7..0> 7 27
H97L	DDR_B_DQ_BYTE1	DDR_DQ_PHY	DDR_B_DQ_BYTE1	MEM B DQ<15..8> 7 27
H97M	DDR_B_DQ_BYTE2	DDR_DQ_PHY	DDR_B_DQ_BYTE2	MEM B DQ<23..16> 7 27
H97M	DDR_B_DQ_BYTE3	DDR_DQ_PHY	DDR_B_DQ_BYTE3	MEM B DQ<31..24> 7 27
H97N	DDR_B_DQ_BYTE4	DDR_DQ_PHY	DDR_B_DQ_BYTE4	MEM B DQ<39..32> 7 27
H97N	DDR_B_DQ_BYTE5	DDR_DQ_PHY	DDR_B_DQ_BYTE5	MEM B DQ<47..40> 7 27
H97O	DDR_B_DQ_BYTE6	DDR_DQ_PHY	DDR_B_DQ_BYTE6	MEM B DQ<55..48> 7 27
H97O	DDR_B_DQ_BYTE7	DDR_DQ_PHY	DDR_B_DQ_BYTE7	MEM B DQ<63..56> 7 27
H97P	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS P<0> 7 27
H97P	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS N<0> 7 27
H97Q	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS P<1> 7 27
H97Q	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS N<1> 7 27
H97R	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS P<2> 7 27
H97R	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS N<2> 7 27
H97S	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS P<3> 7 27
H97S	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS N<3> 7 27
H97T	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS P<4> 7 27
H97T	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS N<4> 7 27
H97U	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS P<5> 7 27
H97U	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS N<5> 7 27
H97V	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS P<6> 7 27
H97V	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS N<6> 7 27
H97W	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS P<7> 7 27
H97W	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS N<7> 7 27
Reset				
H94D		DDR_S0S		MEM RESET L 21 23 24
SM COMP				
H94B		DDR_COMP_PHY	DDR_COMP	CPU_SM_RCOMP<0..2> 6

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	121 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT		SHEET	99 OF 115
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PCI Express/DMI

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCIE_R2D_80D	*	=80_OHM_DIFF	0.12 MM	=80_OHM_DIFF	=80_OHM_DIFF	0.12 MM	=80_OHM_DIFF
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCIE_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE3_PHY	*	PCIE_80D
PCIE3_R2D_PHY	*	PCIE_R2D_80D
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	PCIE_COMP

PCIe and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO
PEG_R2D	PEG_R2D	*	PEG_SAME_DIR
PEG_D2R	PEG_D2R	*	PEG_SAME_DIR
PEG_D2R	PEG_R2D	*	PEG_ALT_DIR
PEG_D2R	POWER	*	PEG2PWR_ISO
PEG_R2D	POWER	*	PEG2PWR_ISO
PEG_D2R	VR_SWITCH	*	PEG2VR_ISO
PEG_R2D	VR_SWITCH	*	PEG2VR_ISO
PEG_D2R	*	*	PEG_ISO
PEG_R2D	*	*	PEG_ISO

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_SAME_DIR	TOP, BOTTOM	=5X_DIELECTRIC	?
PEG_SAME_DIR	*	=3.5X_DIELECTRIC	?
PEG_ALT_DIR	*	=7X_DIELECTRIC	?
PEG2PWR_ISO	*	1 MM	?
PEG2VR_ISO	*	1 MM	?
PEG_ISO	*	=4:1_SPACING	?
PEG_GDDR_ISO	*	=5.6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG*	GDDR*	*	PEG_GDDR_ISO

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing	
x16 Graphics				
H445	PC1E_GEN3_R2D	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_P<15>
H446	PC1E_GEN3_R2D	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_N<15>
H447		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_P<15>
H448		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_N<15>
H449	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_P<15>
H450	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_N<15>
H451		PC1E3_PHY	PEG_D2R	PEG_D2R_C_P<15>
H452		PC1E3_PHY	PEG_D2R	PEG_D2R_C_N<15>
H453	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_P<14>
H454	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_N<14>
H455		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_P<14>
H456		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_N<14>
H457	PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R_P<14>
H458	PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R_N<14>
H459		PC1E3_PHY	PEG_D2R	PEG_D2R_C_P<14>
H460		PC1E3_PHY	PEG_D2R	PEG_D2R_C_N<14>
H461	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_P<13>
H462	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_N<13>
H463		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_P<13>
H464		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_N<13>
H465	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_P<13>
H466	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_N<13>
H467		PC1E3_PHY	PEG_D2R	PEG_D2R_C_P<13>
H468		PC1E3_PHY	PEG_D2R	PEG_D2R_C_N<13>
H469	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_P<12>
H470	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_N<12>
H471		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_P<12>
H472	PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R_P<12>
H473	PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R_N<12>
H474		PC1E3_PHY	PEG_D2R	PEG_D2R_C_P<12>
H475		PC1E3_PHY	PEG_D2R	PEG_D2R_C_N<12>
H476	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_P<11>
H477	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_N<11>
H478		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_P<11>
H479		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_N<11>
H480	PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R_P<11>
H481	PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R_N<11>
H482		PC1E3_PHY	PEG_D2R	PEG_D2R_C_P<11>
H483		PC1E3_PHY	PEG_D2R	PEG_D2R_C_N<11>
H484	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_P<10>
H485	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_N<10>
H486		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_P<10>
H487		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_N<10>
H488	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_P<10>
H489	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_N<10>
H490		PC1E3_PHY	PEG_D2R	PEG_D2R_C_P<10>
H491		PC1E3_PHY	PEG_D2R	PEG_D2R_C_N<10>
H492	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_P<9>
H493	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_N<9>
H494		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_P<9>
H495		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_N<9>
H496	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_P<9>
H497	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_N<9>
H498		PC1E3_PHY	PEG_D2R	PEG_D2R_C_P<9>
H499		PC1E3_PHY	PEG_D2R	PEG_D2R_C_N<9>
H500	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_P<8>
H501	PC1E_GEN3_R2D_RVSD	PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_N<8>
H502		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_P<8>
H503		PC1E3_R2D_PHY	PEG_R2D	PEG_R2D_C_N<8>
H504	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_P<8>
H505	PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R_N<8>
H506		PC1E3_PHY	PEG_D2R	PEG_D2R_C_P<8>
H507		PC1E3_PHY	PEG_D2R	PEG_D2R_C_N<8>

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing	
x16 Graphics				
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D P<7>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D N<7>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C P<7>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C N<7>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R P<7>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R N<7>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C P<7>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C N<7>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D P<6>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D N<6>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C P<6>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C N<6>
HESD0	PCTE_GEN3_D2R	PCTE3_PHY	PEG_D2R	PEG_D2R P<6>
HESD0	PCTE_GEN3_D2R	PCTE3_PHY	PEG_D2R	PEG_D2R N<6>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C P<6>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C N<6>
HESD0	PCTE_GEN3_R2D_RVSD	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D P<5>
HESD0	PCTE_GEN3_R2D_RVSD	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D N<5>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C P<5>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C N<5>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R P<5>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R N<5>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C P<5>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C N<5>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D P<4>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D N<4>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C P<4>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C N<4>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R P<4>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R N<4>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C P<4>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C N<4>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D P<3>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D N<3>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C P<3>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C N<3>
HESD0	PCTE_GEN3_D2R	PCTE3_PHY	PEG_D2R	PEG_D2R P<3>
HESD0	PCTE_GEN3_D2R	PCTE3_PHY	PEG_D2R	PEG_D2R N<3>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C P<3>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C N<3>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D P<2>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D N<2>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C P<2>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C N<2>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R P<2>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R N<2>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C P<2>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C N<2>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D P<1>
HESD0	PCTE_GEN3_R2D	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D N<1>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C P<1>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C N<1>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R P<1>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R N<1>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C P<1>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C N<1>
HESD0	PCTE_GEN3_R2D_RVSD	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D P<0>
HESD0	PCTE_GEN3_R2D_RVSD	PCTE3_R2D_PHY	PEG_R2D	PEG_R2D N<0>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C P<0>
HESD0		PCTE3_R2D_PHY	PEG_R2D	PEG_R2D C N<0>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R P<0>
HESD0	PCTE_GEN3_D2R_RVSD	PCTE3_PHY	PEG_D2R	PEG_D2R N<0>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C P<0>
HESD0		PCTE3_PHY	PEG_D2R	PEG_D2R C N<0>
CPU PCIe Clocks				
HESD0	PEG_REF_CLK	CLK_PCTE_PHY	CLK_PCTE	PEG_CLK100M_P
HESD0	PEG_REF_CLK	CLK_PCTE_PHY	CLK_PCTE	PEG_CLK100M_N
CPU PCIe Compensation				
HESD0		COMP_PCTE_PHY	COMP_PCTE	CPU_PEG_RCOMP
CPU eDP Compensation				
HESD0		COMP_PCTE_PHY	COMP_PCTE	CPU_EDP_RCOMP

SYNCH MASTER=J78 MLB		SYNCH DATE=02/21/2014	
PAGE TITLE			
CPU PCIe Constraints			
 Apple Inc.		DRAWING NUMBER 051-1635	
		SIZE D	
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH proto2 PAGE 122 OF 137 SHEET 100 OF 115	

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	DMI_COMP

PCIE-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?
DMI2PWR_ISO	*	0.5 MM	?
DMI2VR_ISO	*	1 MM	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	POWER	*	DMI2PWR_ISO
DMI_S2N	POWER	*	DMI2PWR_ISO
DMI_N2S	VR_SWITCH	*	DMI2VR_ISO
DMI_S2N	VR_SWITCH	*	DMI2VR_ISO
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DMI_COMP	*	Y	0.2032 MM	0.2032 MM	3 MM	=STANDARD	=STANDARD

PCIE (PCH)

Electrical Constraint Set	Physical	Spacing
x4 Thunderbolt		
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
x1 AirPort		
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
x1 Caesar IV		
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
x2 SSD		
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
PCH PCIE Compensation		
COMP_DMI_PHY	COMP_PCIE	PCH_PCIE_RCOMP

CPU DP REF CLK

Electrical Constraint Set	Physical	Spacing
CPU DP REF CLK		
CPU_CLK135_P11	PCIE_PHY	CLK_PCIE
CPU_CLK135_P11	PCIE_PHY	CLK_PCIE
CPU_CLK135_P11	PCIE_PHY	CLK_PCIE
CPU_CLK135_P11	PCIE_PHY	CLK_PCIE

DMI

Electrical Constraint Set	Physical	Spacing
DMI		
DMI_N2S	PCIE_PHY	DMI_N2S
DMI_N2S	PCIE_PHY	DMI_N2S
DMI_S2N	PCIE_PHY	DMI_S2N
DMI_S2N	PCIE_PHY	DMI_S2N
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
DMI Compensation		
COMP_DMI_PHY	COMP_PCIE	PCH_DMI_RCOMP

D

C

B

A

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_85D
COMP_SATA_PHY	*	SATA_50S
SATA_PHY_90	*	SATA_90D

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=6:1_SPACING	?
SATA2PWR_ISO	*	0.5 MM	?
SATA2VR_ISO	*	1 MM	?
COMP_SATA_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
SATA	POWER	*	SATA2PWR_ISO
SATA	VR_SWITCH	*	SATA2VR_ISO
COMP_SATA	*	*	COMP_SATA_ISO

FDI

FDI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FDI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
COMP_FDI	*	Y	0.25 MM	0.25 MM	3 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FDI_SE_PHY	*	FDI_50S
COMP_FDI_PHY	*	COMP_FDI

FDI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FDI_ISO	*	=3:1_SPACING	?
COMP_FDI_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FDI	*	*	FDI_ISO
COMP_FDI	*	*	COMP_FDI_ISO

XDP

XDP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
XDP_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
XDP_PHY	*	XDP_55S

XDP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XDP_ISO	*	=2:1_SPACING	?
CLK_JTAG_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XDP	*	*	XDP_ISO
CLK_JTAG	*	*	CLK_JTAG_ISO

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

FDI Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table	Imp	Design	Iso	Design	Comments
6-1/6-2	85	85	12	11.81	FDI main length

FDI Compensation Rules (mils)

Table	Trace	Design	Iso	Design	Comments
6-4	10	11.81	-	15.75	Using PCIe guidelines

Desktop Debug Design Guide (Intel Doc# 430883)

Section	Imp	Design	Iso	Design	Comments
1.5	45-65	55	-	15.75	Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

SATA

Electrical Constraint Set	Physical	Spacing
PCH SATA Port 0 (HDD)		
1E9D SATA_R2D	SATA_PHY_90	SATA SATA_HDD_R2D_P NO_TEST=TRUE 35
1E9D SATA_R2D	SATA_PHY_90	SATA SATA_HDD_R2D_N NO_TEST=TRUE 35
1E9D	SATA_PHY_90	SATA SATA_HDD_R2D_C_P 11 35
1E9D	SATA_PHY_90	SATA SATA_HDD_R2D_C_N 11 35
1E9D SATA_D2R	SATA_PHY_90	SATA SATA_HDD_D2R_P 11 35
1E9D SATA_D2R	SATA_PHY_90	SATA SATA_HDD_D2R_N 11 35
1E9D	SATA_PHY_90	SATA SATA_HDD_D2R_C_P NO_TEST=TRUE 35
1E9D	SATA_PHY_90	SATA SATA_HDD_D2R_C_N NO_TEST=TRUE 35
PCH SATA Port 1 (SSD)		
1E9D SATA_SSD_R2D	SATA_PHY	SATA SSD_R2D_P<0..1> 11 35
1E9D SATA_SSD_R2D	SATA_PHY	SATA SSD_R2D_N<0..1> 11 35
1E9D SATA_SSD_R2D	SATA_PHY	SATA SSD_R2D_C_P<0..1> 35
1E9D SATA_SSD_R2D	SATA_PHY	SATA SSD_R2D_C_N<0..1> 35
1E9D SATA_SSD_D2R	SATA_PHY	SATA SSD_D2R_P<0..1> 11 35
1E9D SATA_SSD_D2R	SATA_PHY	SATA SSD_D2R_N<0..1> 11 35
PCH SATA Compensation	COMP_SATA_PHY	COMP_SATA PCH_SATA_RCOMP 11

FDI

Electrical Constraint Set	Physical	Spacing
FDI		
1E9D	FDI_SE_PHY	FDI FDI_CSYSN 5 12
1E9D	FDI_SE_PHY	FDI FDI_INT 5 12
FDI Compensation	COMP_FDI_PHY	COMP_FDI PCH_FDI_RCOMP 12

XDP

Electrical Constraint Set	Physical	Spacing
CPU XDP		
1E9D	XDP_PHY	XDP XDP_BPM_L<7..0> 6 18
1E9D	XDP_PHY	XDP CPU_CFG<17..0> 6 18 96
1E9D ITP_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE ITPCPU_CLK100M_P
1E9D ITP_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE ITPCPU_CLK100M_N
1E9D ITP_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE ITPXDP_CLK100M_P 11 96
1E9D ITP_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE ITPXDP_CLK100M_N 11 96
1E9D	CLK_PCIE_PHY	CLK_PCIE XDP_CPU_CLK100M_P
1E9D	CLK_PCIE_PHY	CLK_PCIE XDP_CPU_CLK100M_N
1E9D	XDP_PHY	CLK_JTAG XDP_CPU_TCK 6 18
1E9D	XDP_PHY	XDP XDP_CPU_TMS 6 18
1E9D	XDP_PHY	XDP XDP_CPU_TDI 6 18
1E9D	XDP_PHY	XDP XDP_CPU_TDO 6 18
PCH XDP		
1E9D	XDP_PHY	CLK_JTAG XDP_PCH_TCK 11 18
1E9D	XDP_PHY	XDP XDP_PCH_TMS 11 18
1E9D	XDP_PHY	XDP XDP_PCH_TDI 11 18
1E9D	XDP_PHY	XDP XDP_PCH_TDO 11 18

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
SATA/FDI/XDP Constraints			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	124 OF 137
		SHEET	102 OF 115

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	=2:1_SPACING	?

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=2:1_SPACING	?

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5:1_SPACING	?
CLK_LPC	*	=2:1_SPACING	?

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=2:1_SPACING	?

PCI

Ele

Electrical Constraint Set	Physical	Spacing		
PCI Clock				
1650	CLK_PCI_55S	CLK_PCI	PCH_CLK33M_PCIIN	11 19
1650	CLK_PCT_55S	CLK_PCT	PCH_CLK33M_PCIOUT	11 19

LPC

File

Electrical Constraints	Physical	Spacing	
LPC			
ES00	LPC_55S	LPC	LPC_AD<3..0> 13 46 48
ES06	LPC_55S	LPC	LPC_AD_R<3..0> 13
ES09	LPC_55S	LPC	LPC_FRAME_L 13 46 48
ES09	LPC_55S	LPC	LPC_FRAME_R_L 13
LPC Clocks			
ES00	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS 19 48
ES40	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS_R 11 19
ES25	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC 19 46
ES25	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R 11 19

PCH Clocks

File

Device	Device	Device	Device	Device
PCH Reference Clock	CLK_PCH_55S	CLK_PCH	SYSLCK_CLK25M_SB	11 10
	CLK_PCH_55S	CLK_PCH	SYSLCK_CLK25M_SB_R	11
PCH RTC 32K				
	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	11 10
	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	11 10
	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	10
SMC 32K				
	CLK_PCH_55S	CLK_PCH	PM_CLK32K_SUSCLK_R	12 47
	CLK_PCH_55S	CLK_PCH	SMC_CLK32K	46 47

25 MHz Reference Clocks

Ele

Electrical constraint set	Physical	Spacing	
25M Reference Crystal			
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1 19
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2 19
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R 19
25M Reference Clocks			
	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_ENET 19 37
	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_ENET_R 19
	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_TBT 19 28
	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_TBT_R 28

HDA

File

Electrical Component Ref	Physical	Spacing	
HDA			
H55S	HDA_55S	HDA	HDA BIT_CLK 11 54
H55R	HDA_55S	HDA	HDA BIT_CLK_R 11
H55B	HDA_55S	HDA	HDA_RST_L 11 54
H55D	HDA_55S	HDA	HDA_RST_R_L 11
H55E	HDA_55S	HDA	HDA_SDOUT 11 54
H55F	HDA_55S	HDA	HDA_SDOUT_R 11 19
H55G	HDA_55S	HDA	HDA_SYNC 11 54
H55H	HDA_55S	HDA	HDA_SYNC_R 11
H55J	HDA_55S	HDA	HDA_SDIN0 11 54
H55K	HDA_55S	HDA	AUD_SDI_R 54
SPDIF			
H371		HDA	AUD_SPDIF_CHIP 54
H372		HDA	AUD_SPDIF_OUT 54 58

SPI Bootrom

File

Electrical Characteristics		Physical	Spacing	
SPI ROM				
H39D		SPI 56S	SPI	SPI CLK R 13 48
H39E	SPI_CLK	SPI 56S	SPI	SPI_CLK 48
H39F		SPI 56S	SPI	SPI_ALT_CLK 48
H39G		SPI 56S	SPI	SPI_SMC_CLK 48 48
H39H		SPI 56S	SPI	SPI_MLB_CLK 48
H39I		SPI 56S	SPI	
H39J		SPI 56S	SPI	SPI_CS0_R_L 13 48
H39K	SPI_CS_L	SPI 56S	SPI	SPI_CS0_L 48
H39L		SPI 56S	SPI	SPI_ALT_CS_L 48
H39M		SPI 56S	SPI	SPI_SMC_CS_L 48 48
H39N		SPI 56S	SPI	SPI_MLB_CS_L 48
H39O		SPI 56S	SPI	
H39P		SPI 56S	SPI	SPI_MOSI_R 13 48
H39Q	SPI_MOSI	SPI 56S	SPI	SPI_MOSI 48
H39R		SPI 56S	SPI	SPI_ALT_MOSI 48
H39S		SPI 56S	SPI	SPI_SMC_MOSI 48 48
H39T		SPI 56S	SPI	SPI_MLB_MOSI 48
H39U				
H39V	SPI_MISO	SPI 56S	SPI	SPI_MISO 13 48
H39W		SPI 56S	SPI	SPI_ALT_MISO 48
H39X		SPI 56S	SPI	SPI_SMC_MISO 48 48
H39Y		SPI 56S	SPI	SPI_MLB_MISO 48
H39Z				
H400		SPI 56S	SPI	SPIROM_USE_MLB 14 48

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
SNS_DIFF_390	*	Y	0.200 MM	0.100 MM	200 MM	0.150 MM	0.100 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=1.5:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SMC Generic Control Line Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMC_1ISO	*	=1:1_1SPACING	?
SMC_3xISO	*	=3:1_1SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMC_CTRL	*	*	SMC_ISO
SMC_3XCTRL	*	*	SMC_3xISO

SMC Generic Control Line Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMC_GEN	*	SMC_50S

Current/Voltage Sense

Electrical Constraint Set	Physical	Spacing		
Common				
FE3		SENSE	GND SMC AVSS	46 47 50 51
12V S5 (System Total)				
FE4 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VG3H_P	50
FE5 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VG3H_N	50
FE6		SENSE	ISNS P12VG3H_R	50
FE7		SENSE	ISNS P12VG3H	47 50
FE8		SENSE	VSNS P12VG3H	47 50
12V S0 (GPU Core)				
FE22 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VS0_GPUCORE_P	50
FE23 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VS0_GPUCORE_N	50
FE24		SENSE	ISNS P12VS0_GPUIC_R	50
FE25		SENSE	ISNS P12VS0_GPUCORE	47 50
FE26		SENSE	VSNS P12VS0_GPUCORE	47 50
FE27 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VS0_GPUA_P	50
FE28 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VS0_GPUA_N	50
HDD				
FE00 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS HDD_P	50
FE01 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS HDD_N	50
FE02		SENSE	ISNS HDDS0_R	50
FE03		SENSE	ISNS HDDS0	47 50
FE04		SENSE	VSNS HDDS0	47 50
FE29 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VS0_HDD_P	50
FE30 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VS0_HDD_N	50
FE31		SENSE	ISNS 12V_HDD_R	50
FE32		SENSE	ISNS P12VS0_HDD	47 50
SSD				
FE33 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS SSD_P	51
FE34 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS SSD_N	51
FE35		SENSE	ISNS SSDS0_R	51
FE36		SENSE	ISNS SSDS0	47 51
FE37		SENSE	VSNS P3V3S5	47 51
GPU Core (alternate low side sense)				
FE38		SENSE	ISNS_GPUCORE_ALT	47 50
FE39		SENSE	ISNS_GPUCORE_FB	50
FE40		SENSE	ISNS_GPUCORE_FB_R	50
FE41		SENSE	VSNS_GPUCORE_ALT	47 50
FE42		SENSE	VREG_GPU_IMON_R	50
GPU VDDCI				
FE37		SENSE	VSNS_GPU_VDDCI	47 51
GPU AUX				
FE43		SENSE	ISNS_P12VS0_GPU_AUX	47 50
FE44		SENSE	ISNS_P12VS0_GPUA_R	50
VDDQ S3 (DDR)				
FE35 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS_VDDQS3_DDR_P	51
FE36 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS_VDDQS3_DDR_N	51
FE37		SENSE	ISNS_VDDQS3_DDR_R	51
FE38		SENSE	ISNS_VDDQS3_DDR	47 51
FE39		SENSE	VSNS_VDDQS3_DDR	47 51
VDDQ S0 (GPU FBVDDQ)				
FE37 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS_P12VS0_FBVDDQ_P	50
FE38 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS_P12VS0_FBVDDQ_N	50
FE39		SENSE	ISNS_P12VS0_FDDQ_R	50
FE40		SENSE	ISNS_P12VS0_FBVDDQ	47 50
FE41		SENSE	VSNS_P12VS0_FBVDDQ	47 50
CPU Core				
FE42		SENSE	R_CPU_IM_R	50
FE43		SENSE	ISNS_CPU_FB_R	50
FE44		SENSE	ISNS_CPU_FB	50
FE45		SENSE	ISNS_CPUVCC	47 50
FE46		SENSE	VSNS_CPUVCC	47 50
PP1V05_S0_PCH				
FE00		SENSE	VSNS_P1V05S0_PCH	47 50
PP1V5_S0				
FE11 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS_P1V5S0_P	51
FE12 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS_P1V5S0_N	51
FE13		SENSE	ISNS_P1V5S0_R	51
FE14		SENSE	ISNS_P1V5S0	47 51
FE15		SENSE	VSNS_P1V5S0	47 51
Airport				
FE09 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS_P3V3S4_AP_P	50
FE10 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS_P3V3S4_AP_N	50
FE11		SENSE	ISNS_P3V3S4_AP_R	50
FE12		SENSE	ISNS_P3V3S4_AP	47 50

SMC

Electrical Constraint Set	Physical	Spacing	
SMC			
F1	CLK_XTAL	XTAL	SMC XTAL 46 47
F2	CLK_XTAL	XTAL	SMC XTAL 46 47
F31	SMC_GEN	SMC_CTLR	SMC LRESET L 20 46
F30	SMC_GEN	SMC_CTLR	SMC RUNTIME SCTI L 14 46
F37	SMC_GEN	SMC_CTLR	SMC WAKE SCTI L 14 46
F33	SMC_GEN	SMC_CTLR	SMC FAN_0_CTL 46 53
F34	SMC_GEN	SMC_CTLR	SMC FAN_0_TACH 46 53
F35	SMC_GEN	SMC_3XCTRI	CPU PECTI 6 14 46 47
F36	SMC_GEN	SMC_3XCTRI	ALL SYS PWRGD 9 21 46 73

SMBus

Electrical Constraint Set	Physical	Spacing	
SMC			
H10	SMB_PHY	SMR	SMBUS SMC 0 S0_SCL 46 49
H9	SMB_PHY	SMR	SMBUS SMC 0 S0_SDA 46 49
H31	SMB_PHY	SMR	SMBUS SMC 1 S0_SCL 46 49
H12	SMB_PHY	SMR	SMBUS SMC 1 S0_SDA 46 49
H55	SMB_PHY	SMR	SMBUS SMC 2 S0_SCL 46 49
H14	SMB_PHY	SMR	SMBUS SMC 2 S0_SDA 46 49
H15	SMB_PHY	SMR	SMBUS SMC 3_SCL 46 49
H16	SMB_PHY	SMR	SMBUS SMC 3_SDA 46 49
H19	SMB_PHY	SMR	SMBUS SMC 5 G3H_SCL 46 47
H20	SMB_PHY	SMR	SMBUS SMC 5 G3H_SDA 46 47
GPU			
H197	SMB_PHY	SMR	GFX SMBDAT_B 49 84
H195	SMB_PHY	SMR	GFX SMBCLK_B 49 84
PCH			
H28	SMB_PHY	SMR	SMBUS PCH_CLK 13 49
H97	SMB_PHY	SMR	SMBUS PCH_DATA 13 49
H58	SMB_PHY	SMR	SML_PCH_0_CLK 13 49
H54	SMB_PHY	SMR	SML_PCH_0_DATA 13 49
Display TCon			
H55	SMB_PHY	SMR	SMB_DP_TCON_SCL 42 49
H56	SMB_PHY	SMR	SMB_DP_TCON_SDA 42 49

Temperature Sense

Electrical Constraint Set	Physical	Spacing	
EMC1414-1 (Production)			
1E55 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS ACDC P 32 62
1E56 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS ACDC N 32 62
HDD Out-of-Band			
1E59		SENSE	SMC 00B1 D2R L 36 46
1E26		SENSE	SMC 00B1 R2D L 46 47
1E10		SENSE	SMC 00B1 D2R R 36
SSD Out-of-Band			
1E22		SENSE	SMC 00B2 R2D L 35 47
1E20		SENSE	SMC 00B2 D2R L 35 47
GPU PCIE			
1E30 SNS_TEMP	SNS_DIFF_PHY	SENSE	GPU TDIODE_P 84 85
1E31 SNS_TEMP	SNS_DIFF_PHY	SENSE	GPU TDIODE_N 84 85
1E32 SNS_TEMP	SNS_DIFF_PHY	SENSE	GFX THM DP2 85
1E33 SNS_TEMP	SNS_DIFF_PHY	SENSE	GFX THM DN3 85
1E34 SNS_TEMP	SNS_DIFF_PHY	SENSE	GFX THM DP3 85
1E35 SNS_TEMP	SNS_DIFF_PHY	SENSE	GFX THM DN2 85

SYNCH MASTER=J78 MLB		SYNCH DATE=02/21/2014	
PAGE TITLE		PAGE NUMBER	
SMBus/Sensor Constraints		PAGE TOTAL	
 Apple Inc.		DRAWING NUMBER 051-1635	
		SIZE D	
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH proto2	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		PAGE 127 OF 137	
		SHEET 105 OF 115	

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPU VCC Phases				CPU VCC Controller																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">Input Bus</td></tr><tr><td>PP12V_S0_CPUVCC_FLT</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td></tr><tr><td>REG_VCC_U7000</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td></td></tr><tr><td colspan="6">Local Ground</td></tr><tr><td>AGND_CPU</td><td>GND</td><td>GND</td><td>0V</td><td></td><td></td></tr><tr><td colspan="6">Phase 1</td></tr><tr><td>REG_TD_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_1_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PHASE_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_1_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td></tr><tr><td>REG_UGATE_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_LGATE_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_SNUBBER_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>PPCPUVCC_S0_SENSE_1</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr><tr><td>REG_ISENVCC_1_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_1_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_1_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td colspan="6">Phase 2</td></tr><tr><td>REG_TD_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_2_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PHASE_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_2_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td></tr><tr><td>REG_UGATE_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_LGATE_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_SNUBBER_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>PPCPUVCC_S0_SENSE_2</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr><tr><td>REG_ISENVCC_2_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_2_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_2_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td colspan="6">Phase 3</td></tr><tr><td>REG_TD_3</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_3</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_3_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PHASE_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_3_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td></tr><tr><td>REG_UGATE_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_LGATE_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_SNUBBER_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>PPCPUVCC_S0_SENSE_3</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr><tr><td>REG_ISENVCC_3_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_3_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_3_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td colspan="6">Phase 4</td></tr><tr><td>REG_TD_4</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_4</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_4_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PHASE_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_4_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td></tr><tr><td>REG_UGATE_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_LGATE_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_SNUBBER_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>PPCPUVCC_S0_SENSE_4</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr><tr><td>REG_ISENVCC_4_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_4_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_4_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	Input Bus						PP12V_S0_CPUVCC_FLT	POWER	POWER	12V			REG_VCC_U7000	POWER	POWER	5V			Local Ground						AGND_CPU	GND	GND	0V			Phase 1						REG_TD_1	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_1	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_1_R	VR_CTL_PHY	VR_CTL				REG_PHASE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_1_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		PPCPUVCC_S0_SENSE_1	POWER	POWER	1.8V			REG_ISENVCC_1_P	SNS_DIFF_PHY	SENSE				REG_ISENVCC_1_N	SNS_DIFF_PHY	SENSE				REG_ISENVCC_1_NR	SNS_DIFF_PHY	SENSE				Phase 2						REG_TD_2	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_2	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_2_R	VR_CTL_PHY	VR_CTL				REG_PHASE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_2_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		PPCPUVCC_S0_SENSE_2	POWER	POWER	1.8V			REG_ISENVCC_2_P	SNS_DIFF_PHY	SENSE				REG_ISENVCC_2_N	SNS_DIFF_PHY	SENSE				REG_ISENVCC_2_NR	SNS_DIFF_PHY	SENSE				Phase 3						REG_TD_3	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_3	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_3_R	VR_CTL_PHY	VR_CTL				REG_PHASE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_3_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		PPCPUVCC_S0_SENSE_3	POWER	POWER	1.8V			REG_ISENVCC_3_P	SNS_DIFF_PHY	SENSE				REG_ISENVCC_3_N	SNS_DIFF_PHY	SENSE				REG_ISENVCC_3_NR	SNS_DIFF_PHY	SENSE				Phase 4						REG_TD_4	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_4	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_4_R	VR_CTL_PHY	VR_CTL				REG_PHASE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_4_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		PPCPUVCC_S0_SENSE_4	POWER	POWER	1.8V			REG_ISENVCC_4_P	SNS_DIFF_PHY	SENSE				REG_ISENVCC_4_N	SNS_DIFF_PHY	SENSE				REG_ISENVCC_4_NR	SNS_DIFF_PHY	SENSE				<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">ISL6372</td></tr><tr><td>REG_CPUVCC_DVC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_DVC_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_FB_RC_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_COMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_COMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_FB</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_FB_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_FB_R_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_FB_R_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_PSICOMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_PSICOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_HFCOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPU_VCCSENSE_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>CPU_VCCSENSE_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>CPU_VCCSENSE_R_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>CPU_VCCSENSE_R_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>SNS_VCC_XW_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>SNS_VCC_XW_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_VSEN</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_RGND</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_VIN</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_IMON</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_IMON_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_TM</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_IMX</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_NPSI</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_FDVID</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_TMX</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_MEMVRSEL</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_RSET</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDSCLK</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDCLK_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDALERT_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDALERT_R_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDSOUT</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDSOUT_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td colspan="6">Output Bus</td></tr><tr><td>PPCPUVCC_S0_CPU</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	ISL6372						REG_CPUVCC_DVC	VR_CTL_PHY	VR_CTL				CPUVCC_DVC_RC	VR_CTL_PHY	VR_CTL				CPUVCC_FB_RC_2	VR_CTL_PHY	VR_CTL				REG_CPUVCC_COMP	VR_CTL_PHY	VR_CTL				CPUVCC_COMP_RC	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB	VR_CTL_PHY	VR_CTL				CPUVCC_FB_RC	VR_CTL_PHY	VR_CTL				CPUVCC_FB_R_1	VR_CTL_PHY	VR_CTL				CPUVCC_FB_R_2	VR_CTL_PHY	VR_CTL				CPUVCC_PSICOMP_RC	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PSICOMP	VR_CTL_PHY	VR_CTL				REG_CPUVCC_HFCOMP	VR_CTL_PHY	VR_CTL				CPU_VCCSENSE_P	SNS_DIFF_PHY	SENSE				CPU_VCCSENSE_N	SNS_DIFF_PHY	SENSE				CPU_VCCSENSE_R_P	SNS_DIFF_PHY	SENSE				CPU_VCCSENSE_R_N	SNS_DIFF_PHY	SENSE				SNS_VCC_XW_P	SNS_DIFF_PHY	SENSE				SNS_VCC_XW_N	SNS_DIFF_PHY	SENSE				REG_CPUVCC_VSEN	SNS_DIFF_PHY	SENSE				REG_CPUVCC_RGND	SNS_DIFF_PHY	SENSE				REG_CPUVCC_VIN	SNS_DIFF_PHY	SENSE				REG_CPUVCC_IMON	VR_CTL_PHY	VR_CTL				CPUVCC_IMON_R	VR_CTL_PHY	VR_CTL				REG_CPUVCC_TM	VR_CTL_PHY	VR_CTL				REG_CPUVCC_IMX	VR_CTL_PHY	VR_CTL				REG_CPUVCC_NPSI	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FDVID	VR_CTL_PHY	VR_CTL				REG_CPUVCC_TMX	VR_CTL_PHY	VR_CTL				REG_CPUVCC_MEMVRSEL	VR_CTL_PHY	VR_CTL				REG_CPUVCC_RSET	VR_CTL_PHY	VR_CTL				CPU_VIDSCLK	VR_VID_PHY	VR_VID				CPU_VIDCLK_R	VR_VID_PHY	VR_VID				CPU_VIDALERT_L	VR_VID_PHY	VR_VID				CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID				CPU_VIDSOUT	VR_VID_PHY	VR_VID				CPU_VIDSOUT_R	VR_VID_PHY	VR_VID				Output Bus						PPCPUVCC_S0_CPU	POWER	POWER	1.8V		
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
PP12V_S0_CPUVCC_FLT	POWER	POWER	12V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_VCC_U7000	POWER	POWER	5V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
AGND_CPU	GND	GND	0V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Phase 1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_1	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_1	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_1_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PHASE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_1_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_LGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_SNUBBER_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
PPCPUVCC_S0_SENSE_1	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISENVCC_1_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_1_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_1_NR	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_2	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_2	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_2_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PHASE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_2_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_LGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_SNUBBER_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
PPCPUVCC_S0_SENSE_2	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISENVCC_2_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_2_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_2_NR	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_3	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_3	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_3_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PHASE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_3_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_LGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_SNUBBER_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
PPCPUVCC_S0_SENSE_3	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISENVCC_3_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_3_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_3_NR	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_4	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_4	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_4_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PHASE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_4_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_LGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_SNUBBER_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
PPCPUVCC_S0_SENSE_4	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISENVCC_4_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_4_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_4_NR	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
ISL6372																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_CPUVCC_DVC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_DVC_RC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_FB_RC_2	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_COMP	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_COMP_RC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_FB	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_FB_RC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_FB_R_1	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_FB_R_2	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_PSICOMP_RC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_PSICOMP	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_HFCOMP	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VCCSENSE_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VCCSENSE_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VCCSENSE_R_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VCCSENSE_R_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
SNS_VCC_XW_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
SNS_VCC_XW_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_VSEN	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_RGND	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_VIN	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_IMON	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_IMON_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_TM	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_IMX	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_NPSI	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_FDVID	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_TMX	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_MEMVRSEL	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_RSET	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDSCLK	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDCLK_R	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDALERT_L	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDSOUT	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDSOUT_R	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Output Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
PPCPUVCC_S0_CPU	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8


7

6

5

4

3</



Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBDTP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
TBT_MISC_55S	*	=55_OHM_SE	=55_OHM_SE	0.070 MM	=55_OHM_SE	=STANDARD	=STANDARD

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTD_P_ISO	*	=5x_DIELECTRIC	?
TBTD_P_ISO	TOP, BOTTOM	=7x_DIELECTRIC	?
TBT2PWR_ISO	*	0.5 MM	?
BGA_TBT_AREA	*	0.075MM	?
TBT_MISC	*	=3x_1_SPACING	?
TBT2VR_ISO	*	1 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_TBT	BGA_TBT_AREA
TBTD	*	*	TBTD_ISO
TBTD	POWER	*	TBTD2PWR_ISO
TBTD	VR_SWITCH	*	TBTD2VR_ISO

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP2DP_ISO	*	=4X_DIELECTRIC	?
DP2DP_ISO	TOP, BOTTOM	=5X_DIELECTRIC	?
DP_ISO	*	=5X_DIELECTRIC	?
DP_ISO	TOP, BOTTOM	=7X_DIELECTRIC	?
DP2PWR_ISO	*	0.5 MM	?
DP2VR_ISO	*	1 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	DISPLAYPORT	*	DP2DP_ISO
DISPLAYPORT	POWER	*	DP2PWR_ISO
DISPLAYPORT	VR_SWITCH	*	DP2VR_ISO
DISPLAYPORT	*	*	DP_ISO

Pairs should be within 100 mils of clock length.
Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing		
FE01	DP_850	DISPLAYPORT	DP_TBTSNK0_ML_C_P<3..0>	NO_TEST=TRUE
FE02	DP_850	DISPLAYPORT	DP_TBTSNK0_ML_C_N<3..0>	NO_TEST=TRUE
FE03	DP_TBTSNK0_ML	DP_850	DISPLAYPORT	DP_TBTSNK0_ML_P<3..0>
FE04	DP_TBTSNK0_ML	DP_850	DISPLAYPORT	DP_TBTSNK0_ML_N<3..0>
FE05	TBTD0_90D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_P	
FE06	TBTD0_90D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_N	
FE07	TBTD0_90D	DISPLAYPORT	DP_TBTSNK0_AUXCH_P	
FE08	TBTD0_90D	DISPLAYPORT	DP_TBTSNK0_AUXCH_N	
FE09	DP_850	DISPLAYPORT	DP_TBTSNK1_ML_C_P<3..0>	NO_TEST=TRUE
FE10	DP_850	DISPLAYPORT	DP_TBTSNK1_ML_C_N<3..0>	NO_TEST=TRUE
FE11	DP_TBTSNK1_ML	DP_850	DISPLAYPORT	DP_TBTSNK1_ML_P<3..0>
FE12	DP_TBTSNK1_ML	DP_850	DISPLAYPORT	DP_TBTSNK1_ML_N<3..0>
FE13	TBTD0_90D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_P	
FE14	TBTD0_90D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_N	
FE15	TBTD0_90D	DISPLAYPORT	DP_TBTSNK1_AUXCH_P	
FE16	TBTD0_90D	DISPLAYPORT	DP_TBTSNK1_AUXCH_N	
FE17	DP_850	DISPLAYPORT	DP_TBTSRC_ML_P<3..0>	NO_TEST=TRUE
FE18	DP_850	DISPLAYPORT	DP_TBTSRC_ML_N<3..0>	NO_TEST=TRUE
FE19	TBTD0_90D	DISPLAYPORT	DP_TBTSRC_AUXCH_P	
FE20	TBTD0_90D	DISPLAYPORT	DP_TBTSRC_AUXCH_N	
FE21	TBTD0_90D	DISPLAYPORT	DP_TBTSRC_AUXCH_C_P	
FE22	TBTD0_90D	DISPLAYPORT	DP_TBTSRC_AUXCH_C_N	
FE23	TBTD0_90D	DISPLAYPORT	DP_TBTSRC_AUXCH_P	
FE24	TBTD0_90D	DISPLAYPORT	DP_TBTSRC_AUXCH_N	
FE25	TBT_SPT_CLK	TBT_SPT_55S	TBT_SPT	TBT_SPT_CLK
FE26	TBT_SPT_M0S1	TBT_SPT_55S	TBT_SPT	TBT_SPT_M0S1
FE27	TBT_SPT_M1S0	TBT_SPT_55S	TBT_SPT	TBT_SPT_M1S0
FE28	TBT_SPT_CS_1	TBT_SPT_55S	TBT_SPT	TBT_SPT_CS_1
FE29	TBT_MISC_55S	TBT_MISC	DP_TBTSNK0_HPD	
FE30	TBT_MISC_55S	TBT_MISC	DP_TBTSNK1_HPD	
FE31	TBT_MISC_55S	TBT_MISC	DP_TBTSRC_HPD	
FE32	TBT_MISC_55S	TBT_MISC	DP_TBTPA_HPD	
FE33	TBT_MISC_55S	TBT_MISC	DP_TBTPB_HPD	
FE34	TBT_MISC_55S	TBT_MISC	TBT_A_HPD	
FE35	TBT_MISC_55S	TBT_MISC	TBT_B_HPD	

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set		Physical	Spacing	
SLAVE NETS - GPU/PANEL				
H6000	DP INTPNL_SL_AUX	T8TDP_960	DISPLAYPORT	DP INT EG SL AUX P 42 83
H6000	DP INTPNL_SL_AUX	T8TDP_960	DISPLAYPORT	DP INT EG SL AUX N 42 83
H6000	DP INTPNL_SL_AUX	T8TDP_960	DISPLAYPORT	DP INT EG SL AUX C P 42 83
H6000	DP INTPNL_SL_AUX	T8TDP_960	DISPLAYPORT	DP INT EG SL AUX C N 42 83
H6000	DP INTPNL_SL	DP_850	DISPLAYPORT	DP INT EG SL P<3..0> NO_TEST=TRUE 42
H6000	DP INTPNL_SL	DP_850	DISPLAYPORT	DP INT EG SL N<3..0> NO_TEST=TRUE 42 83
H6000	DP INTPNL_SL	DP_850	DISPLAYPORT	DP INT EG SL C P<3..0> NO_TEST=TRUE 42
H6000	DP INTPNL_SL	DP_850	DISPLAYPORT	DP INT EG SL C N<3..0> NO_TEST=TRUE 42
H6000		T8TDP_960	DISPLAYPORT	DP INT EG SL DDC CLK 83
H6000		T8TDP_960	DISPLAYPORT	DP INT EG SL DDC DAT 83
MASTER NETS - GPU-MUX				
H6000	DP INTPNL_ML	DP_850	DISPLAYPORT	DP INT EG ML P<3..0> NO_TEST=TRUE 43 83
H6000	DP INTPNL_ML	DP_850	DISPLAYPORT	DP INT EG ML N<3..0> NO_TEST=TRUE 43 83
H6000	DP INTPNL_ML_AUX	T8TDP_960	DISPLAYPORT	DP INT EG ML AUX P 43 83
H6000	DP INTPNL_ML_AUX	T8TDP_960	DISPLAYPORT	DP INT EG ML AUX N 43 83
H6000	DP INTPNL_ML_AUX	T8TDP_960	DISPLAYPORT	DP INT EG ML AUX C P 43
H6000	DP INTPNL_ML_AUX	T8TDP_960	DISPLAYPORT	DP INT EG ML AUX C N 43
H6000		T8TDP_960	DISPLAYPORT	DP INT EG ML DDC CLK 83
H6000		T8TDP_960	DISPLAYPORT	DP INT EG ML DDC DAT 83
MASTER NETS - MUX-PANEL				
H6000	DP INTPNL_ML	DP_850	DISPLAYPORT	DP INTPNL ML P<3..0> NO_TEST=TRUE 43
H6000	DP INTPNL_ML	DP_850	DISPLAYPORT	DP INTPNL ML N<3..0> NO_TEST=TRUE 43
H6000	DP INTPNL_ML	DP_850	DISPLAYPORT	DP INTPNL ML C P<3..0> NO_TEST=TRUE 42 43
H6000	DP INTPNL_ML	DP_850	DISPLAYPORT	DP INTPNL ML C N<3..0> NO_TEST=TRUE 42 43
H6000	DP INTPNL_ML_AUX	T8TDP_960	DISPLAYPORT	DP INTPNL ML AUX P 43
H6000	DP INTPNL_ML_AUX	T8TDP_960	DISPLAYPORT	DP INTPNL ML AUX N 43
H6000	DP INTPNL_ML_AUX	T8TDP_960	DISPLAYPORT	DP INTPNL ML AUX C P 42 43
H6000	DP INTPNL_ML_AUX	T8TDP_960	DISPLAYPORT	DP INTPNL ML AUX C N 42 43
INTERNAL DP AUDIO				
H6000			HDA	AUDIO SCLK 42 96
H6000			HDA	AUDIO WS 42 96
H6000			HDA	DP INT SPDIF AUDIO 42 54
H6000			HDA	AUDIO MUTE L 42 96

TBT/DP Net Properties

Electrical Constraint Set		Physical	Spacing	
Port A				
H541	TBT_A_R2D1	TBTDP_960	TBTDP	TBT A R2D C P<1> NO_TEST=TRUE 28 31
H542	TBT_A_R2D1	TBTDP_960	TBTDP	TBT A R2D C N<1> NO_TEST=TRUE 28 31
H543	TBT_A_R2D8	TBTDP_960	TBTDP	TBT A R2D C P<0> NO_TEST=TRUE 28 31
H544	TBT_A_R2D8	TBTDP_960	TBTDP	TBT A R2D C N<0> NO_TEST=TRUE 28 31
H545		TBTDP_960	TBTDP	TBT A R2D P<1..0> NO_TEST=TRUE 31
H546		TBTDP_960	TBTDP	TBT A R2D N<1..0> NO_TEST=TRUE 31
H547	DP_TBTPA_ML1	DP_850	DISPLAYPORT	DP TBTPA ML C P<1> NO_TEST=TRUE 28 31
H548	DP_TBTPA_ML1	DP_850	DISPLAYPORT	DP TBTPA ML C N<1> NO_TEST=TRUE 28 31
H549	DP_TBTPA_ML3	DP_850	DISPLAYPORT	DP TBTPA ML C P<3> NO_TEST=TRUE 28 31
H550	DP_TBTPA_ML3	DP_850	DISPLAYPORT	DP TBTPA ML C N<3> NO_TEST=TRUE 28 31
H551		DP_850	DISPLAYPORT	DP TBTPA ML P<1> NO_TEST=TRUE 31
H552		DP_850	DISPLAYPORT	DP TBTPA ML N<1> NO_TEST=TRUE 31
H553		DP_850	DISPLAYPORT	DP TBTPA ML P<3> NO_TEST=TRUE 31
H554		DP_850	DISPLAYPORT	DP TBTPA ML N<3> NO_TEST=TRUE 31
H555		DP_850	DISPLAYPORT	DP A LSX ML P<1> 31
H556		DP_850	DISPLAYPORT	DP A LSX ML N<1> 31
H557		TBTDP_960	TBTDP	TBT A D2R C P<1..0> NO_TEST=TRUE 31
H558		TBTDP_960	TBTDP	TBT A D2R C N<1..0> NO_TEST=TRUE 31
H559	TBT_A_D2R1	TBTDP_960	TBTDP	TBT A D2R P<1> NO_TEST=TRUE 28 31
H560	TBT_A_D2R1	TBTDP_960	TBTDP	TBT A D2R N<1> NO_TEST=TRUE 28 31
H561	TBT_A_D2R8	TBTDP_960	TBTDP	TBT A D2R P<0> NO_TEST=TRUE 28 31
H562	TBT_A_D2R8	TBTDP_960	TBTDP	TBT A D2R N<0> NO_TEST=TRUE 28 31
H563	TBT_A_D2R1	TBTDP_960	DISPLAYPORT	DP TBTPA AUXCH C P 28 31
H564	TBT_A_D2R1	TBTDP_960	DISPLAYPORT	DP TBTPA AUXCH C N 28 31
H565		TBTDP_960	DISPLAYPORT	DP TBTPA AUXCH P 31
H566		TBTDP_960	DISPLAYPORT	DP TBTPA AUXCH N 31
H567	DP_A_AUXCH_DDC	TBTDP_960	DISPLAYPORT	DP A AUXCH DDC P 31
H568	DP_A_AUXCH_DDC	TBTDP_960	DISPLAYPORT	DP A AUXCH DDC N 31
H569	TBT_A_D2R1	TBTDP_960	TBTDP	TBT A D2R1 AUXDDC P 31
H570	TBT_A_D2R1	TBTDP_960	TBTDP	TBT A D2R1 AUXDDC N 31
H571	TBTPA_DDC_I2C	TBTDP_960	TBT_I2C	DP TBTPA DDC CLK 31 32
H572	TBTPA_DDC_I2C	TBTDP_960	TBT_I2C	DP TBTPA DDC DATA 31 32
Port B				
H573	TBT_B_R2D1	TBTDP_960	TBTDP	TBT B R2D C P<1> NO_TEST=TRUE 28 32
H574	TBT_B_R2D1	TBTDP_960	TBTDP	TBT B R2D C N<1> NO_TEST=TRUE 28 32
H575	TBT_B_R2D8	TBTDP_960	TBTDP	TBT B R2D C P<0> NO_TEST=TRUE 28 32
H576	TBT_B_R2D8	TBTDP_960	TBTDP	TBT B R2D C N<0> NO_TEST=TRUE 28 32
H577		TBTDP_960	TBTDP	TBT B R2D P<1..0> NO_TEST=TRUE 32
H578		TBTDP_960	TBTDP	TBT B R2D N<1..0> NO_TEST=TRUE 32
H579	DP_TBTPB_ML1	DP_850	DISPLAYPORT	DP TBTPB ML C P<1> NO_TEST=TRUE 28 32
H580	DP_TBTPB_ML1	DP_850	DISPLAYPORT	DP TBTPB ML C N<1> NO_TEST=TRUE 28 32
H581	DP_TBTPB_ML3	DP_850	DISPLAYPORT	DP TBTPB ML C P<3> NO_TEST=TRUE 28 32
H582	DP_TBTPB_ML3	DP_850	DISPLAYPORT	DP TBTPB ML C N<3> NO_TEST=TRUE 28 32
H583		DP_850	DISPLAYPORT	DP TBTPB ML P<1> NO_TEST=TRUE 32
H584		DP_850	DISPLAYPORT	DP TBTPB ML N<1> NO_TEST=TRUE 32
H585		DP_850	DISPLAYPORT	DP TBTPB ML P<3> NO_TEST=TRUE 32
H586		DP_850	DISPLAYPORT	DP TBTPB ML N<3> NO_TEST=TRUE 32
H587		DP_850	DISPLAYPORT	DP B LSX ML P<1> 32
H588		DP_850	DISPLAYPORT	DP B LSX ML N<1> 32
H589		TBTDP_960	TBTDP	TBT B D2R C P<1..0> NO_TEST=TRUE 32
H590		TBTDP_960	TBTDP	TBT B D2R C N<1..0> NO_TEST=TRUE 32
H591	TBT_B_D2R1	TBTDP_960	TBTDP	TBT B D2R P<1> NO_TEST=TRUE 28 32
H592	TBT_B_D2R1	TBTDP_960	TBTDP	TBT B D2R N<1> NO_TEST=TRUE 28 32
H593	TBT_B_D2R8	TBTDP_960	TBTDP	TBT B D2R P<0> NO_TEST=TRUE 28 32
H594	TBT_B_D2R8	TBTDP_960	TBTDP	TBT B D2R N<0> NO_TEST=TRUE 28 32
H595	TBT_B_D2R1	TBTDP_960	DISPLAYPORT	DP TBTPB AUXCH C P 28 32
H596	TBT_B_D2R1	TBTDP_960	DISPLAYPORT	DP TBTPB AUXCH C N 28 32
H597		TBTDP_960	DISPLAYPORT	DP TBTPB AUXCH P 32
H598		TBTDP_960	DISPLAYPORT	DP TBTPB AUXCH N 32
H599	DP_B_AUXCH_DDC	TBTDP_960	DISPLAYPORT	DP B AUXCH DDC P 32
H600	DP_B_AUXCH_DDC	TBTDP_960	DISPLAYPORT	DP B AUXCH DDC N 32
H601	TBT_B_D2R1	TBTDP_960	TBTDP	TBT B D2R1 AUXDDC P 32
H602	TBT_B_D2R1	TBTDP_960	TBTDP	TBT B D2R1 AUXDDC N 32
H603	TBTPB_DDC_I2C	TBTDP_960	TBT_I2C	DP TBTPB DDC CLK 32 33
H604	TBTPB_DDC_I2C	TBTDP_960	TBT_I2C	DP TBTPB DDC DATA 32 33

SYNCH MASTER-J78 MLB		SYNCH DATE-02/21/2014	
PAGE TITLE			
TBT/DP Constraints			
 Apple Inc.		DRAWING NUMBER	D
		051-1635	
		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		proto2	
		PAGE	
		131	OF 137
		SHEET	
		109	OF 115

GDDR5

GDDR5-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	100 MM	=STANDARD	=STANDARD
GDDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	100 MM	=STANDARD	=STANDARD
GDDR_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
GDDR_BGA7MM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	7 MM	=STANDARD	=STANDARD
GDDR_BGA5MM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	5 MM	=STANDARD	=STANDARD
GDDR_BGA4MM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	4.9 MM	=STANDARD	=STANDARD
GDDR_BGA5MM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	4.9 MM	=80_OHM_DIFF	=80_OHM_DIFF
GDDR_BGA3MM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	3 MM	=STANDARD	=STANDARD
GDDR_BGA4MM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	4 MM	=80_OHM_DIFF	=80_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	*	GDDR_45S
GDDR_ADBI_PHY	*	GDDR_45S
GDDR_CTRL_PHY	*	GDDR_45S
GDDR_CLK_PHY	*	GDDR_80D
GDDR_DQ_PHY	*	GDDR_45S
GDDR_EDC_PHY	*	GDDR_45S
GDDR_DBI_PHY	*	GDDR_45S
GDDR_WCK_PHY	*	GDDR_80D

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	BGA	GDDR_BGA7MM_45S
GDDR_ADBI_PHY	BGA	GDDR_BGA4MM_45S
GDDR_CTRL_PHY	BGA	GDDR_BGA7MM_45S
GDDR_CLK_PHY	BGA	GDDR_BGA5MM_80D
GDDR_DQ_PHY	BGA	GDDR_BGA7MM_45S
GDDR_EDC_PHY	BGA	GDDR_BGA4MM_45S
GDDR_DBI_PHY	BGA	GDDR_BGA4MM_45S
GDDR_WCK_PHY	BGA	GDDR_BGA5MM_80D

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	BGA_VRAM	GDDR_BGA3MM_45S
GDDR_ADBI_PHY	BGA_VRAM	GDDR_BGA3MM_45S
GDDR_CTRL_PHY	BGA_VRAM	GDDR_BGA3MM_45S
GDDR_CLK_PHY	BGA_VRAM	GDDR_BGA4MM_80D
GDDR_WCK_PHY	BGA_VRAM	GDDR_BGA4MM_80D

GDDR5-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_ISO	*	=5X_DIELECTRIC	?
GDDR_ISO	TOP, BOTTOM	=7X_DIELECTRIC	?
GDDR_MA2MA	*	=3X_DIELECTRIC	?
GDDR_MA2MA	TOP, BOTTOM	=5X_DIELECTRIC	?
GDDR_ADBI2ADBI	*	=5X_DIELECTRIC	?
GDDR_ADBI2ADBI	TOP, BOTTOM	=7X_DIELECTRIC	?
GDDR_CTRL2CTRL	*	=3X_DIELECTRIC	?
GDDR_CTRL2CTRL	TOP, BOTTOM	=3X_DIELECTRIC	?
GDDR_CLK2CLK	*	=5X_DIELECTRIC	?
GDDR_CLK2CLK	TOP, BOTTOM	=7X_DIELECTRIC	?

Constraints ($x \in \{A, B\}, y \in \{0, 1\}$)

Memory Address: MAXy[8:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_MA	*	*	GDDR_ISO
GDDR_*_*_MA	=SAME	*	GDDR_MA2MA

Address Dynamic Bus Inversion: ADBIx

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_ADBI	*	*	GDDR_ISO
GDDR_*_*_ADBI	=SAME	*	GDDR_ADBI2ADBI

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	*	*	GDDR_ISO
GDDR_*_*_*_CTRL	=SAME	*	GDDR_CTRL2CTRL

Clock: CKxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_CLK	*	*	GDDR_ISO
GDDR_*_*_CLK	=SAME	*	GDDR_CLK2CLK

GPU

GPU-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_GPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

GPU-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_GPU_ISO	*	=4:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_GPU	*	*	CLK_GPU_ISO

GDDR5 Frame Buffer A

Electrical Constraint Set		Physical	Spacing		
Memory Address					
MEM0	GDDR_A0_MA	GDDR_MA_PHY	GDDR_A_0_MA	FB_A0_A<8..0>	NO TEST=TRUE 77 79
MEM0	GDDR_A1_MA	GDDR_MA_PHY	GDDR_A_1_MA	FB_A1_A<8..0>	NO TEST=TRUE 77 79
Address Dynamic Bus Inv					
FE00	GDDR_A0_ADBT	GDDR_ADBT_PHY	GDDR_A_0_ADBT	FB_A0_ABT_L	NO TEST=TRUE 77 79
FE00	GDDR_A1_ADBT	GDDR_ADBT_PHY	GDDR_A_1_ADBT	FB_A1_ABT_L	NO TEST=TRUE 77 79
Control					
CE00	GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB_A0_CKE_L	NO TEST=TRUE 77 79
CE00	GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB_A0_CS_L	NO TEST=TRUE 77 79
CE00	GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB_A0_WE_L	NO TEST=TRUE 77 79
CE00	GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB_A0_CAS_L	NO TEST=TRUE 77 79
CE00	GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB_A0_RAS_L	NO TEST=TRUE 77 79
CE00	GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB_A1_CKE_L	NO TEST=TRUE 77 79
CE00	GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB_A1_CS_L	NO TEST=TRUE 77 79
CE00	GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB_A1_WE_L	NO TEST=TRUE 77 79
CE00	GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB_A1_CAS_L	NO TEST=TRUE 77 79
CE00	GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB_A1_RAS_L	NO TEST=TRUE 77 79
Clock					
CE00	GDDR_A0_CLK	GDDR_CLK_PHY	GDDR_A_0_CLK	FB_A0_CLK_P	NO TEST=TRUE 77 79
CE00	GDDR_A0_CLK	GDDR_CLK_PHY	GDDR_A_0_CLK	FB_A0_CLK_N	NO TEST=TRUE 77 79
CE00	GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK	FB_A1_CLK_P	NO TEST=TRUE 77 79
CE00	GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK	FB_A1_CLK_N	NO TEST=TRUE 77 79
Data					
FE00	GDDR_A0_DQ_BYTE0	GDDR_DQ_PHY	GDDR_A_0_DQ	FB_A0_DQ<7..0>	NO TEST=TRUE 77 79
FE00	GDDR_A0_DQ_BYTE1	GDDR_DQ_PHY	GDDR_A_0_DQ	FB_A0_DQ<15..8>	NO TEST=TRUE 77 79
FE00	GDDR_A0_DQ_BYTE2	GDDR_DQ_PHY	GDDR_A_0_DQ	FB_A0_DQ<23..16>	NO TEST=TRUE 77 79
FE00	GDDR_A0_DQ_BYTE3	GDDR_DQ_PHY	GDDR_A_0_DQ	FB_A0_DQ<31..24>	NO TEST=TRUE 77 79
FE00	GDDR_A1_DQ_BYTE0	GDDR_DQ_PHY	GDDR_A_1_DQ	FB_A1_DQ<7..0>	NO TEST=TRUE 77 79
FE00	GDDR_A1_DQ_BYTE1	GDDR_DQ_PHY	GDDR_A_1_DQ	FB_A1_DQ<15..8>	NO TEST=TRUE 77 79
FE00	GDDR_A1_DQ_BYTE2	GDDR_DQ_PHY	GDDR_A_1_DQ	FB_A1_DQ<23..16>	NO TEST=TRUE 77 79
FE00	GDDR_A1_DQ_BYTE3	GDDR_DQ_PHY	GDDR_A_1_DQ	FB_A1_DQ<31..24>	NO TEST=TRUE 77 79
Error Detection					
CE00	GDDR_A0_EDC0	GDDR_EDC_PHY	GDDR_A_0_EDC	FB_A0_EDC<0>	NO TEST=TRUE 77 79
CE00	GDDR_A0_EDC1	GDDR_EDC_PHY	GDDR_A_0_EDC	FB_A0_EDC<1>	NO TEST=TRUE 77 79
CE00	GDDR_A0_EDC2	GDDR_EDC_PHY	GDDR_A_0_EDC	FB_A0_EDC<2>	NO TEST=TRUE 77 79
CE00	GDDR_A0_EDC3	GDDR_EDC_PHY	GDDR_A_0_EDC	FB_A0_EDC<3>	NO TEST=TRUE 77 79
FE00	GDDR_A1_EDC0	GDDR_EDC_PHY	GDDR_A_1_EDC	FB_A1_EDC<0>	NO TEST=TRUE 77 79
FE00	GDDR_A1_EDC1	GDDR_EDC_PHY	GDDR_A_1_EDC	FB_A1_EDC<1>	NO TEST=TRUE 77 79
CE00	GDDR_A1_EDC2	GDDR_EDC_PHY	GDDR_A_1_EDC	FB_A1_EDC<2>	NO TEST=TRUE 77 79
CE00	GDDR_A1_EDC3	GDDR_EDC_PHY	GDDR_A_1_EDC	FB_A1_EDC<3>	NO TEST=TRUE 77 79
Data Dynamic Bus Inv					
CE00	GDDR_A0_DBI0	GDDR_DBI_PHY	GDDR_A_0_DBI	FB_A0_DBI_L<0>	NO TEST=TRUE 77 79
CE00	GDDR_A0_DBI1	GDDR_DBI_PHY	GDDR_A_0_DBI	FB_A0_DBI_L<1>	NO TEST=TRUE 77 79
CE00	GDDR_A0_DBI2	GDDR_DBI_PHY	GDDR_A_0_DBI	FB_A0_DBI_L<2>	NO TEST=TRUE 77 79
CE00	GDDR_A0_DBI3	GDDR_DBI_PHY	GDDR_A_0_DBI	FB_A0_DBI_L<3>	NO TEST=TRUE 77 79
CE00	GDDR_A1_DBI0	GDDR_DBI_PHY	GDDR_A_1_DBI	FB_A1_DBI_L<0>	NO TEST=TRUE 77 79
CE00	GDDR_A1_DBI1	GDDR_DBI_PHY	GDDR_A_1_DBI	FB_A1_DBI_L<1>	NO TEST=TRUE 77 79
CE00	GDDR_A1_DBI2	GDDR_DBI_PHY	GDDR_A_1_DBI	FB_A1_DBI_L<2>	NO TEST=TRUE 77 79
CE00	GDDR_A1_DBI3	GDDR_DBI_PHY	GDDR_A_1_DBI	FB_A1_DBI_L<3>	NO TEST=TRUE 77 79
Forwarded Clock					
FE00	GDDR_A0_WCK0	GDDR_WCK_PHY	GDDR_A_0_WCK	FB_A0_WCLK_P<0>	NO TEST=TRUE 77 79
FE00	GDDR_A0_WCK0	GDDR_WCK_PHY	GDDR_A_0_WCK	FB_A0_WCLK_N<0>	NO TEST=TRUE 77 79
FE00	GDDR_A0_WCK1	GDDR_WCK_PHY	GDDR_A_0_WCK	FB_A0_WCLK_P<1>	NO TEST=TRUE 77 79
FE00	GDDR_A0_WCK1	GDDR_WCK_PHY	GDDR_A_0_WCK	FB_A0_WCLK_N<1>	NO TEST=TRUE 77 79
FE00	GDDR_A1_WCK0	GDDR_WCK_PHY	GDDR_A_1_WCK	FB_A1_WCLK_P<0>	NO TEST=TRUE 77 79
FE00	GDDR_A1_WCK0	GDDR_WCK_PHY	GDDR_A_1_WCK	FB_A1_WCLK_N<0>	NO TEST=TRUE 77 79
FE00	GDDR_A1_WCK1	GDDR_WCK_PHY	GDDR_A_1_WCK	FB_A1_WCLK_P<1>	NO TEST=TRUE 77 79
FE00	GDDR_A1_WCK1	GDDR_WCK_PHY	GDDR_A_1_WCK	FB_A1_WCLK_N<1>	NO TEST=TRUE 77 79

GPU

Electrical Constraint Set	Physical	Spacing	
Clocks			
MEM0	CLK_GPU_55S	CLK_GPU	TEST GFX_JTAG TCK
MEM0	CLK_GPU_55S	CLK_GPU	GPU_OSC_27M_XTAL_IN
MEM0	CLK_GPU_55S	CLK_GPU	GPU_OSC_27M_XTAL_OUT
MEM0	CLK_GPU_55S	CLK_GPU	GFX_XTAL_IN_27M
MEM0	CLK_GPU_55S	CLK_GPU	GFX_XTAL_OUT_27M
SMB			
MEM0	SMB_PHY	SMB	GPU_SMB_CLK
MEM0	SMB_PHY	SMB	GPU_SMB_DAT
PCIe Compensation			
MEM0	PCIE_50S	COMP_PCIE	PCIE_CALR_RX
MEM0	PCIE_50S	COMP_PCIE	PCIE_CALR_TX
MISC			
MEM0	XDP_PHY	XDP	TEST GFX_JTAG TDO
MEM0	XDP_PHY	XDP	TEST GFX_JTAG TDI
MEM0	XDP_PHY	XDP	TEST GFX_JTAG TMS
MEM0	XDP_PHY	XDP	TEST GFX_JTAG TRST_L

GDDR5 Frame Buffer B

Electrical Constraint Set	Physical	Spacing		
Memory Address				
E600 GDDR B0 MA	GDDR MA PHY	GDDR B 0 MA	FB B0 A<8..0>	NO TEST=TRUE 77 80
E601 GDDR B1 MA	GDDR MA PHY	GDDR B 1 MA	FB B1 A<8..0>	NO TEST=TRUE 77 80
Address Dynamic Bus Inv				
E600 GDDR B0 ADBI	GDDR ADBI PHY	GDDR B 0 ADBI	FB B0 ABI L	NO TEST=TRUE 77 80
E601 GDDR B1 ADBI	GDDR ADBI PHY	GDDR B 1 ADBI	FB B1 ABI L	NO TEST=TRUE 77 80
Control				
E600 GDDR B0 CTRL	GDDR CTRL PHY	GDDR R 0 CTRL	FB B0 CKE L	NO TEST=TRUE 77 80
E601 GDDR B0 CTRL	GDDR CTRL PHY	GDDR R 0 CTRL	FB B0 CS L	NO TEST=TRUE 77 80
E602 GDDR B0 CTRL	GDDR CTRL PHY	GDDR R 0 CTRL	FB B0 WE L	NO TEST=TRUE 77 80
E603 GDDR B0 CTRL	GDDR CTRL PHY	GDDR R 0 CTRL	FB B0 CAS L	NO TEST=TRUE 77 80
E604 GDDR B0 CTRL	GDDR CTRL PHY	GDDR R 0 CTRL	FB B0 RAS L	NO TEST=TRUE 77 80
E605 GDDR B1 CTRL	GDDR CTRL PHY	GDDR R 1 CTRL	FB B1 CKE L	NO TEST=TRUE 77 80
E606 GDDR B1 CTRL	GDDR CTRL PHY	GDDR R 1 CTRL	FB B1 CS L	NO TEST=TRUE 77 80
E607 GDDR B1 CTRL	GDDR CTRL PHY	GDDR R 1 CTRL	FB B1 WE L	NO TEST=TRUE 77 80
E608 GDDR B1 CTRL	GDDR CTRL PHY	GDDR R 1 CTRL	FB B1 CAS L	NO TEST=TRUE 77 80
E609 GDDR B1 CTRL	GDDR CTRL PHY	GDDR R 1 CTRL	FB B1 RAS L	NO TEST=TRUE 77 80
Clock				
E600 GDDR B0 CLK	GDDR CLK PHY	GDDR B 0 CLK	FB B0 CLK P	NO TEST=TRUE 77 80
E601 GDDR B0 CLK	GDDR CLK PHY	GDDR R 0 CLK	FB B0 CLK N	NO TEST=TRUE 77 80
E602 GDDR B1 CLK	GDDR CLK PHY	GDDR B 1 CLK	FB B1 CLK P	NO TEST=TRUE 77 80
E603 GDDR B1 CLK	GDDR CLK PHY	GDDR B 1 CLK	FB B1 CLK N	NO TEST=TRUE 77 80
Data				
E600 GDDR B0 DQ BYTE0	GDDR DQ PHY	GDDR B 0 DQ	FB B0 DQ<7..0>	NO TEST=TRUE 77 80
E601 GDDR B0 DQ BYTE1	GDDR DQ PHY	GDDR R 0 DQ	FB B0 DQ<15..8>	NO TEST=TRUE 77 80
E602 GDDR B0 DQ BYTE2	GDDR DQ PHY	GDDR B 0 DQ	FB B0 DQ<23..16>	NO TEST=TRUE 77 80
E603 GDDR B0 DQ BYTE3	GDDR DQ PHY	GDDR R 0 DQ	FB B0 DQ<31..24>	NO TEST=TRUE 77 80
E604 GDDR B1 DQ BYTE0	GDDR DQ PHY	GDDR B 1 DQ	FB B1 DQ<7..0>	NO TEST=TRUE 77 80
E605 GDDR B1 DQ BYTE1	GDDR DQ PHY	GDDR B 1 DQ	FB B1 DQ<15..8>	NO TEST=TRUE 77 80
E606 GDDR B1 DQ BYTE2	GDDR DQ PHY	GDDR B 1 DQ	FB B1 DQ<23..16>	NO TEST=TRUE 77 80
E607 GDDR B1 DQ BYTE3	GDDR DQ PHY	GDDR R 1 DQ	FB B1 DQ<31..24>	NO TEST=TRUE 77 80
Error Detection				
E600 GDDR B0 EDC0	GDDR EDC PHY	GDDR B 0 EDC	FB B0 EDC<0>	NO TEST=TRUE 77 80
E601 GDDR B0 EDC1	GDDR EDC PHY	GDDR R 0 EDC	FB B0 EDC<1>	NO TEST=TRUE 77 80
E602 GDDR B0 EDC2	GDDR EDC PHY	GDDR B 0 EDC	FB B0 EDC<2>	NO TEST=TRUE 77 80
E603 GDDR B0 EDC3	GDDR EDC PHY	GDDR R 0 EDC	FB B0 EDC<3>	NO TEST=TRUE 77 80
E604 GDDR B1 EDC0	GDDR EDC PHY	GDDR B 1 EDC	FB B1 EDC<0>	NO TEST=TRUE 77 80
E605 GDDR B1 EDC1	GDDR EDC PHY	GDDR R 1 EDC	FB B1 EDC<1>	NO TEST=TRUE 77 80
E606 GDDR B1 EDC2	GDDR EDC PHY	GDDR B 1 EDC	FB B1 EDC<2>	NO TEST=TRUE 77 80
E607 GDDR B1 EDC3	GDDR EDC PHY	GDDR R 1 EDC	FB B1 EDC<3>	NO TEST=TRUE 77 80
Data Dynamic Bus Inv				
E600 GDDR B0 DBI0	GDDR DBI PHY	GDDR R 0 DBI	FB B0 DBI L<0>	NO TEST=TRUE 77 80
E601 GDDR B0 DBI1	GDDR DBI PHY	GDDR B 0 DBI	FB B0 DBI L<1>	NO TEST=TRUE 77 80
E602 GDDR B0 DBI2	GDDR DBI PHY	GDDR R 0 DBI	FB B0 DBI L<2>	NO TEST=TRUE 77 80
E603 GDDR B0 DBI3	GDDR DBI PHY	GDDR R 0 DBI	FB B0 DBI L<3>	NO TEST=TRUE 77 80
E604 GDDR B1 DBI0	GDDR DBI PHY	GDDR B 1 DBI	FB B1 DBI L<0>	NO TEST=TRUE 77 80
E605 GDDR B1 DBI1	GDDR DBI PHY	GDDR R 1 DBI	FB B1 DBI L<1>	NO TEST=TRUE 77 80
E606 GDDR B1 DBI2	GDDR DBI PHY	GDDR B 1 DBI	FB B1 DBI L<2>	NO TEST=TRUE 77 80
E607 GDDR B1 DBI3	GDDR DBI PHY	GDDR R 1 DBI	FB B1 DBI L<3>	NO TEST=TRUE 77 80
Forwarded Clock				
E600 GDDR B0 WCK0	GDDR WCK PHY	GDDR B 0 WCK	FB B0 WCLK P<0>	NO TEST=TRUE 77 80
E601 GDDR B0 WCK0	GDDR WCK PHY	GDDR R 0 WCK	FB B0 WCLK N<0>	NO TEST=TRUE 77 80
E602 GDDR B0 WCK1	GDDR WCK PHY	GDDR B 0 WCK	FB B0 WCLK P<1>	NO TEST=TRUE 77 80
E603 GDDR B0 WCK1	GDDR WCK PHY	GDDR R 0 WCK	FB B0 WCLK N<1>	NO TEST=TRUE 77 80
E604 GDDR B1 WCK0	GDDR WCK PHY	GDDR B 1 WCK	FB B1 WCLK P<0>	NO TEST=TRUE 77 80
E605 GDDR B1 WCK0	GDDR WCK PHY	GDDR R 1 WCK	FB B1 WCLK N<0>	NO TEST=TRUE 77 80
E606 GDDR B1 WCK1	GDDR WCK PHY	GDDR B 1 WCK	FB B1 WCLK P<1>	NO TEST=TRUE 77 80
E607 GDDR B1 WCK1	GDDR WCK PHY	GDDR R 1 WCK	FB B1 WCLK N<1>	NO TEST=TRUE 77 80

Frame Buffer Reset

Electrical Constraint Set		Physical	Spacing
Reset			
UNDEF	GDDR_AB_RESET	GDDR_5BS	GDDR_CTR1
UNDEF	GDDR_AB_RESET	GDDR_5BS	GDDR_CTR1
UNDEF	GDDR_AB_RESET	GDDR_5BS	GDDR_CTR1
UNDEF	GDDR_CD_RESET	GDDR_5BS	GDDR_CTR1
UNDEF	GDDR_CD_RESET	GDDR_5BS	GDDR_CTR1
UNDEF	GDDR_CD_RESET	GDDR_5BS	GDDR_CTR1

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
GDDR5/GPU Constraints			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	132 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	110 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUGH ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
BLC_DIFFPAIR	*	Y	0.2 MM	=STANDARD	=STANDARD	0.1 MM	0.085 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM
BLC_MISC_PHY	*	BLC_55S
BLC_SNS_DIFF	*	BLC_DIFFPAIR

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45 MM	2000

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	3000
PHASE_SW2SW	*	=1:1_SPACING	1000
PHASE_SW2GND	*	=2:1_SPACING	1000

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh? Neither! It's SIT'arrrr

Input	Physical	Spacing	Voltage	DIDT	NO_TEST
	Bus				
1400P	POWER	POWER	12V		PP12V_BKLT_SNS
1402P	POWER	POWER	12V		PP12V_BKLT_FUSED
1420P	POWER	POWER	12V		PP12V_S0_BKLT_FILT
1422P	POWER	POWER	12V		PP12V_S0_BKLT_PWR
1424P	POWER	POWER	12V		PP12V_S0_BKLT_PWR_R
1426P	POWER	POWER	5V		PP5V_S0_BKLT_VDDA
1428P	POWER	POWER	5V		PP5V_S0_BKLT_VDDD
1430P	POWER	POWER	3_3V		PP3V3_S0_BKLT_VDDIO
	Local Ground				
1408P	GND	GND	8V		BKLT_GNDA
1410P	GND	GND	8V		BKLT_GNDD
1432P	GND	GND	8V		BKLT_GND_BST_GD
	Backlight				
1462P	POWER_BLC	BLC_PHASE	88V	TRUE	BKLT_PHASE
1470P	BLC_CTL_PHY	BLC_PHASE	88V	TRUE	BKLT_SNUBBER
1472P	POWER_BLC_RET	BLC_HV			LED_RETURN_1_FB
1474P	POWER_BLC_RET	BLC_HV			LED_RETURN_2_FB
1476P	POWER_BLC_RET	BLC_HV			LED_RETURN_3_FB
1478P	POWER_BLC_RET	BLC_HV			LED_RETURN_4_FB
1480P	POWER_BLC_RET	BLC_HV			LED_RETURN_5_FB
1482P	POWER_BLC_RET	BLC_HV			LED_RETURN_6_FB
1484P	POWER_BLC_RET	BLC_HV			LED_RETURN_7_FB
1486P	POWER_BLC_RET	BLC_HV			LED_RETURN_8_FB
1488P	POWER_BLC_RET	BLC_HV			LED_RETURN_9_FB
1492P	POWER_BLC_RET	BLC_HV			LED_RETURN_1
1494P	POWER_BLC_RET	BLC_HV			LED_RETURN_2
1496P	POWER_BLC_RET	BLC_HV			LED_RETURN_3
1498P	POWER_BLC_RET	BLC_HV			LED_RETURN_4
1500P	POWER_BLC_RET	BLC_HV			LED_RETURN_5
1502P	POWER_BLC_RET	BLC_HV			LED_RETURN_6
1504P	POWER_BLC_RET	BLC_HV			LED_RETURN_7
1506P	POWER_BLC_RET	BLC_HV			LED_RETURN_8
1508P	POWER_BLC_RET	BLC_HV			LED_RETURN_9
	Output Bus				
1540P	POWER_BLC	BLC_HV	67V		BKLT_BOOST
1542P	POWER_BLC	BLC_HV	67V		BKLT_BOOST_1
1544P	POWER_BLC	BLC_HV	67V		BKLT_BOOST_2

Backlight Current Sense

Electrical Constraint Set		Physical	Spacing		
MEM0	BACKLIGHT_GD	BLC_SNS_DTFE	SENSE	BKLT_GD1	69 70
MEM0	BACKLIGHT_ISEN	BLC_SNS_DTFE	SENSE	BKLT_ISEN1_Q	69 70
MEM0	BACKLIGHT_GD	BLC_SNS_DTFE	SENSE	BKLT_GD2	69 70
MEM0	BACKLIGHT_ISEN	BLC_SNS_DTFE	SENSE	BKLT_ISEN2_Q	69 70
MEM0	BACKLIGHT_GD	BLC_SNS_DTFE	SENSE	BKLT_GD3	69 70
MEM0	BACKLIGHT_ISEN	BLC_SNS_DTFE	SENSE	BKLT_ISEN3_Q	69 70
MEM0	BACKLIGHT_GD	BLC_SNS_DTFE	SENSE	BKLT_GD4	69 70
MEM0	BACKLIGHT_ISEN	BLC_SNS_DTFE	SENSE	BKLT_ISEN4_Q	69 70
MEM0	BACKLIGHT_GD	BLC_SNS_DTFE	SENSE	BKLT_GD5	69 70
MEM0	BACKLIGHT_ISEN	BLC_SNS_DTFE	SENSE	BKLT_ISEN5_Q	69 70
MEM0	BACKLIGHT_GD	BLC_SNS_DTFE	SENSE	BKLT_GD6	69 70
MEM0	BACKLIGHT_ISEN	BLC_SNS_DTFE	SENSE	BKLT_ISEN6_Q	69 70
MEM0	BACKLIGHT_GD	BLC_SNS_DTFE	SENSE	BKLT_GD7	69 70
MEM0	BACKLIGHT_ISEN	BLC_SNS_DTFE	SENSE	BKLT_ISEN7_Q	69 70
MEM0	BACKLIGHT_GD	BLC_SNS_DTFE	SENSE	BKLT_GD8	69 70
MEM0	BACKLIGHT_ISEN	BLC_SNS_DTFE	SENSE	BKLT_ISEN8_Q	69 70
MEM0	BACKLIGHT_GD	BLC_SNS_DTFE	SENSE	BKLT_GD9	69 70
MEM0	BACKLIGHT_ISEN	BLC_SNS_DTFE	SENSE	BKLT_ISEN9_Q	69 70
MEM0		SNS_DTFE_PHY	SENSE	BKLT_SNSP	69
MEM0		SNS_DTFE_PHY	SENSE	BKLT_SNSN	69
MEM0		SNS_DTFE_PHY	SENSE	BKLT_SNSP_R	69
MEM0		SNS_DTFE_PHY	SENSE	BKLT_SNSN_R	69

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing	
SPI			
HS05	SMB_PHY	SMB	BKLT_SCL
HS06	SMB_PHY	SMB	BKLT_SDA
HS07	SMB_PHY	SMB	I2C_DBG_BKLT_SDA_R
HS08	SMB_PHY	SMB	I2C_DBG_BKLT_SCL_R
CONTROL			
HS09	BLC_MISC_PHY	BLC_CTL	BLC_LSYNC
HS10	BLC_MISC_PHY	BLC_CTL	BLC_LSYNC_R
HS11	BLC_MISC_PHY	BLC_CTL	BLC_VSYNC
HS12	BLC_MISC_PHY	BLC_CTL	BLC_VSYNC_R
HS13	BLC_MISC_PHY	BLC_CTL	TCON_BLC_EN
HS14	BLC_MISC_PHY	BLC_CTL	TCON_BLC_EN_R
HS15	BLC_MISC_PHY	BLC_CTL	TCON_BLC_EN_LED
HS16	BLC_MISC_PHY	BLC_CTL	BLC_EN
HS17	BLC_MISC_PHY	BLC_CTL	DP_INTPNL_ML_HPD
HS18	BLC_MISC_PHY	BLC_CTL	DP_INTPNL_ML_HPD_R
HS19	BLC_MISC_PHY	BLC_CTL	DP_INT_EG_SL_HPD
HS20	BLC_MISC_PHY	BLC_CTL	DP_INT_EG_ML_HPD

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
BLC Constraints			
	Apple Inc.	DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	134 OF 137
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	112 OF 115
I I NOT REPRODUCE OR COPY IT			
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I ALL RIGHTS RESERVED			

8		7		6		5		4		3		2		1	
GPU CORE PHASES															
Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST		GPU CORE CONTROLLER							
Input Bus		POWER	POWER	12V		PP12V_S0_GPUCORE_FLT		Electrical Constraint Set							
Local Ground		POWER	POWER	5V		PP5V_S0_GPUCORE_VCC		Physical							
		GND	GND	0V		AGND_GPU		Spacing							
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_1		Voltage							
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_2		DIDT							
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_3		NO_TEST							
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_4		VR_CTL_PHY							
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_5		VR_CTL							
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_6		VR_CTL							
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_1		VR_CTL							
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_2		VR_CTL							
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_3		VR_CTL							
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_4		VR_CTL							
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_5		VR_CTL							
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_6		VR_CTL							
		VR_CTL_PHY	VR_CTL			VCR_TD_1		VR_CTL							
		VR_CTL_PHY	VR_CTL			VCR_TD_2		VR_CTL							
		VR_CTL_PHY	VR_CTL			VCR_TD_3		VR_CTL							
		VR_CTL_PHY	VR_CTL			VCR_TD_4		VR_CTL							
		VR_CTL_PHY	VR_CTL			VCR_TD_5		VR_CTL							
		VR_CTL_PHY	VR_CTL			VCR_TD_6		VR_CTL							
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM1_R		VR_CTL							
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM2_R		VR_CTL							
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM3_R		VR_CTL							
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM4_R		VR_CTL							
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM5_R		VR_CTL							
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM6_R		VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_1	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_2	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_3	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_4	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_5	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_6	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_1	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_2	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_3	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_4	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_5	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_6	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_1	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_1_RC	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2_RC	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3_RC	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4_RC	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_5	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_5_RC	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_6	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_6_RC	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_1	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_2	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_3	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_4	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_5	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_6	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_1	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_2	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_3	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_4	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_5	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_6	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_1	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_2	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_3	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_4	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_5	VR_CTL							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_6	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_1_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_1_P	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_2_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_2_P	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_3_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_3_P	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_4_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_4_P	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_5_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_5_P	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_6_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_6_P	VR_CTL							
ISNS_GPU_CORE		SENSE					VR_GPU_ISNS1_RR_2	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_P	VR_CTL							
ISNS_GPU_CORE		SENSE					VR_GPU_ISNS2_RR_2	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_P	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_RR_2	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_P	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_RR_2	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_P	VR_CTL							
ISNS_GPU_CORE		SENSE					VR_GPU_ISNS5_RR_2	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_R_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_R_P	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS6_RR_2	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS6_R_N	VR_CTL							
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS6_R_P	VR_CTL							
Output Bus		POWER	POWER	1.5V			PPFBVDDQ_S0_GPU	VR_CTL							
		POWER	POWER	1.5V			VRDDQ_R	VR_CTL							
IR3566BM		VR_CTL_PHY	VR_CTL				VRG_VDF_R1	VR_CTL							
		VR_CTL_PHY	VR_CTL				VRG_VDF_R2	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_COMP	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_COMP_R	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_COMP_RC	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_DAC	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_FAN	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_FB	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_FB_R	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_FS	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_IMON	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_IMON_R	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_IOUT_PD	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_OFS	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_APA	VR_CTL							
							VR_GPU_EN_VTT	VR_CTL							
							PM_EN_REG_GPUCORE_S0	VR_CTL							
							PM_EN_REG_GPU_CORE_S0_R	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_VRDHOT	VR_CTL							
							GPU_PSI_L	VR_CTL							
							GPU_PSI_L_R	VR_CTL							
							PM_PGOOD_REG_GPUCORE_S0	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_REF	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_SS	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_TCOMP	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_TM	VR_CTL							
		VR_CTL_PHY	VR_CTL				VR_GPU_VDIFF	VR_CTL							
VR_GPU_VSEN		VR_GPU_VSEN	SENSE				VR_GPU_VSEN	VR_CTL							
VR_GPU_RGND		VR_GPU_VSEN	SENSE				VR_GPU_RGND	VR_CTL							
VR_GPU_RCSP		VR_SENSE	SENSE				VR_GPU_RCSP_R	VR_CTL							
VR_GPU_RCSM		VR_SENSE	SENSE				VR_GPU_RCSM_R	VR_CTL							
		VR_SENSE	SENSE				VR_GPU_RCSP_RT	VR_CTL							
		VR_SENSE	SENSE				VR_GPU_RCSM_RT	VR_CTL							
SMB_PHY		SMB					SMB_VR_GPU_SDA_R	VR_CTL							
SMB_PHY		SMB					SMB_VR_GPU_SCL_R	VR_CTL							
GPU SERIAL VID								VR_CTL							
VR_GPU_SVC		VR_SVID_PHY	VR_SVID				VR_GPU_SVC	VR_CTL							
VR_GPU_SVD		VR_SVID_PHY					VR_GPU_SVD	VR_CTL							
VR_GPU_SVT		VR_SVID_PHY					VR_GPU_SVT	VR_CTL							
		VR_SVID_PHY	VR_SVID				VR_GPU_SVC_R	VR_CTL							
		VR_SVID_PHY					VR_GPU_SVD_R	VR_CTL							
		VR_SVID_PHY					VR_GPU_SVT_R	VR_CTL							
Output Bus		POWER	POWER	1V			PPGPUCORE_S0	VR_CTL							
VSNS_GPU_VDDCI		VR_SENSE	SENSE				SNS_GPU_VDDCI_P	VR_CTL							
VSNS_GPU_VDDCI		VR_SENSE	SENSE				SNS_GPU_VDDCI_N	VR_CTL							
ISNS_GPU_VDDCI		VR_SENSE	SENSE				GPU_ISNS_VDDCI_P	VR_CTL							
ISNS_GPU_VDDCI		VR_SENSE	SENSE				GPU_ISNS_VDDCI_N	VR_CTL							
VSNS_GPU_VDDCI_XW		VR_SENSE	SENSE				SNS_GPU_VDDCI_XW_P	VR_CTL							
VSNS_GPU_VDDCI_XW		VR_SENSE	SENSE				SNS_GPU_VDDCI_XW_N	VR_CTL							
VSNS_P0V95S0_XW		VR_SENSE	SENSE				SNS_P0V95S0_XW_P	VR_CTL							
VSNS_P0V95S0_XW		VR_SENSE	SENSE				SNS_P0V95S0_XW_N	VR_CTL							
GPU FBVDDQ								VR_CTL							
Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST		GPU VREG CONSTRAINTS							
Input Bus		POWER	POWER	5V		REG_VCC_UA450		Apple Inc.							
Local Ground		POWER	POWER	5V		REG_PVCC_UA450		051-1635							
FBVDDQ		GND	GND	0V		AGND_FBVDDQ		5.0.0							
		POWER	VR_SWITCH	12V	TRUE		REG_PHASE_FBVDDQ	135 OF 137							
		POWER	VR_SWITCH	12V	TRUE		VR_PHASE_FBVDDQ	113 OF 115							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_FBVDDQ	NOTICE OF PROPRIETARY PROPERTY:							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_FBVDDQ_RC	THE INFORMATION CONTAINED HEREIN IS THE							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_FBVDDQ	PROPRIETARY PROPERTY OF APPLE INC.							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_FBVDDQ	THE POSSESSOR AGREES TO THE FOLLOWING:							
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_FBVDDQ	I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE							
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SET0	III NOT TO REPRODUCE OR COPY IT							
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SET1	IV ALL RIGHTS RESERVED							
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SET1_R								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SREF								
		VR_CTL_PHY	VR_CTL				GPU_FBVDDQ_ALTV								
		VR_CTL_PHY	VR_CTL				FBVDDQ_ALTV0_R								
		VR_CTL_PHY	VR_CTL				FBVDDQ_ALTV1_R								
		VR_CTL_PHY	VR_CTL				PM_EN_REG_GPU_VDDQ_S0								
		VR_CTL_PHY	VR_CTL				PM_EN_REG_GPU_VDDQ_S0_R								
		VR_CTL_PHY	VR_CTL				PM_PGOOD_REG_GPU_VDDQ_S0								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_OCSET								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_V0								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_FB								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_RTN								
		VR_CTL_PHY	VR_CTL			</									

GPU VDDCI

Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST	
Input Bus						
	POWER	POWER	5V			REG VCC UA550
	POWER	POWER	5V			REG PVCC UA550
Local Ground						
	GND	GND	0V			AGND GPU VDDCI
GPU VDDCI						
	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPU VDDCI
	POWER	VR_SWITCH	12V	TRUE		VR PHASE GPU VDDCI
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPU VDDCI
	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPU VDDCI RC
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPU VDDCI
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPU VDDCI
	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPU VDDCI
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI SET0
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI SET1
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI SET1_R
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI SREF
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI OCSET
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI V0
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI FB
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI RTN
		VR_CTL				PM_EN GPU VDDCI S0
		VR_CTL				PM_EN GPU VDDCI S0_R
		VR_CTL				PM_PG00D REG GPU VDDCI S0
		VR_CTL				GPU VDDCI ALT_V
		VR_CTL				GPU VDDCI ALT_V0
		VR_CTL				GPU VDDCI ALT_V1
	POWER	POWER	0.85V			VRVDDCI_R

GPU VDD (1.8V)


Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
GPU VDD						
U155	POWER	VR_SWITCH	12V	TRUE		REG_PHASE_PVDDR
U159	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_PVDDR
U157	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_PVDDR_R
U156	GND	GND	0V			AGND_PVDDR
U159	VR_CTL_PHY	VR_CTL				REG_VSNR_PVDDR
U159	VR_CTL_PHY	VR_CTL				REG_VSNS_PVDDR
U109	VR_CTL_PHY	VR_CTL				REG_SSTR_PVDDR
U159	VR_CTL_PHY	VR_CTL				REG_COMP_PVDDR
U159		VR_CTL				PM_EN_REG_PVDDCT_S0
U159		VR_CTL				PM_EN_REG_PVDDCT_S0_R
U158		VR_CTL				PM_PG00D_REG_PVDDCT_S0

GPU CORE (CONT.)

Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST	
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 1 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 1 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 2 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 2 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 3 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 3 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 4 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 4 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 5 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 5 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 6 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 6 XW P

GPU VDDC (0.95V)

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
	POWER	POWER	5V			REG_VCC_UA660 92
	POWER	POWER	5V			REG_PVCC_UA660 92
Local Ground						
	GND	GND	0V			AGND_P0V95S0 92
GPU VDDC						
	POWER	VR_SWITCH	12V	TRUE		REG_PHASE_P0V95S0 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_P0V95S0 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_P0V95S0_RC 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_P0V95S0 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_P0V95S0 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_P0V95S0 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_OCSET 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_V0 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_FB 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_RTN 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_SREF 92
		VR_CTL				PM_EN_REG_P0V95_S0 92
		VR_CTL				PM_EN_REG_P0V95_S0_R 92
		VR_CTL				PM_PG00D_REG_P0V95_S0 92



MISC-CONSTRAINTS 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1635

REVISION

5.0.0

BRANCH

proto2

PAGE

137 OF 137

SHEET

115 OF 115